Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,391,195 Self-oscillating boost DC-DC converters with current feedback and digital control algorithm
In a method and system for controlling a direct current to direct current (DC-DC) converter includes an inductor coupled to receive a voltage input at an input...
US-7,391,111 Systems and methods for maintaining performance at a reduced power
Systems and methods are provided for maintaining performance of an integrated circuit at a reduced power. The systems and methods employ a performance monitor...
US-7,390,700 Packaged system of semiconductor chips having a semiconductor interposer
A semiconductor system (200) of one or more semiconductor interposers (201) with a certain dimension (210), conductive vias (212) extending from the first to the...
US-7,389,466 ECC in computer system with associated mass storage device, and method for operating same
A computer system (10) and method are presented for performing ECC corrections on data contained in a mass data storage device (20). The computer system (10) has...
US-7,389,456 IC with linking module in series with TAP circuitry
IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for...
US-7,389,455 Register file initialization to prevent unknown outputs during test
A system and method for initializing a register file during a test period for an integrated circuit, wherein the register file has one or more input ports. A...
US-7,389,446 Method to reduce soft error rate in semiconductor memory
A method for reducing soft error rates in semiconductor memory. In one embodiment, memory is partitioned into a) boot and download memory, b) program memory and...
US-7,389,438 Method for detecting temperature and activity associated with a processor and using the results for controlling...
A method for detecting temperature and activity associated with a processor, results of the detecting being used for controlling power dissipation associated...
US-7,389,317 Long instruction word controlling plural independent processor operations
A data processing apparatus including a multiplier unit forming a product from L bits of each two data buses of N bits each N is greater than L. The multiplier...
US-7,389,052 Calibration method for station orientation
In optical wireless networks, light beams are transmitted over-the-air and maximum performance is achieved when light beams are aligned with corresponding light...
US-7,388,918 Apparatus and method for the transparent upgrading of technology and applications in digital radio systems...
In a digital radio system including a transmitter unit and at least one receiver unit, changes to the system can implemented without modifying the hardware...
US-7,388,907 Frequency domain equalization
A radio receiver 102 is provided. The radio receiver 102 comprises one or more data Fast Fourier Transformers, each data Fast Fourier Transformer operable to...
US-7,388,899 Spreading code structure for ultra wide band communications
The ultra wide band communication system of the present invention includes a transmitter (station) and a receiver (station). The transmitter and the receiver...
US-7,388,524 Enhancing signal to noise ratio of an interpolated signal
Providing interpolated signals with enhanced signal-to-noise-ratio (SNR). In an embodiment, for each digital sample (of an analog signal) having strength Dn, N...
US-7,388,271 Schottky diode with minimal vertical current flow
A method of forming a rectifying diode. The method comprises providing a first semiconductor region of a first conductivity type and having a first dopant...
US-7,387,960 Dual depth trench termination method for improving Cu-based interconnect integrity
A trench is formed in a low K dielectric (100) over a plurality of vias (120) also formed in the low K dielectric layer (100). The vias are separated by a...
US-7,387,956 Refractory metal-based electrodes for work function setting in semiconductor devices
The present invention provides, in one embodiment, a gate structure (100). The gate structure comprises a gate dielectric (105) and a gate (110). The gate...
US-7,387,916 Sharp corner lead frame
An integrated circuit package lead frame, comprising a plurality of leads and a spine electrically connected to said plurality of leads, said spine comprising...
US-7,386,671 Smart cache
A cache architecture (16) for use in a processing device includes a RAM set cache for caching a contiguous block of main memory (20). The RAM set cache can be...
US-7,386,447 Speech coder and method
An overflow problem of LSF quantization in G.729 Annex B speech encoding which may lead to non-assignment of a codebook index. Preferred embodiments fix the...
US-7,386,444 Hybrid speech coding and system
Hybrid linear predictive speech coding system with phase alignment predictive quantization zero phase alignment of speech prior to waveform coding aligns...
US-7,386,326 Programmable task-based co-processor
A programmable co-processor system comprising a datapath, a microprogram, and a microcontroller is provided. The datapath includes one or more datapath elements...
US-7,386,182 Optimization of multiple feature lithography
According to one embodiment of the invention, a method for enhancing multiple feature lithography is provided. The method includes generating a plurality of maps...
US-7,386,170 Image object ranking
Automatic vision system object indexing and image database query system using both path-dependent and path-independent features of moving objects within a...
US-7,386,076 Space time encoded wireless communication system with multipath resolution receivers
A wireless receiver (30.sub.1) for receiving multiple space time encoded signals from a plurality of transmit antenna sets (TAT.sub.1 through TAT.sub.2, and...
US-7,386,075 Apparatus for and method of optimizing the performance of a radio frequency receiver in the presence of...
An apparatus for and method of extending the dynamic range of a RF communications receiver. The invention provides a mechanism for controlling the gain of both...
US-7,386,030 Automatic threshold selection method for improving the detection of a wireless signal
System and method for improving the detection performance of a wirelessly transmitted signal. A preferred embodiment comprises specifying a desired response for...
US-7,385,864 SRAM static noise margin test structure suitable for on chip parametric measurements
A set of memory cell test structures and a method for assessing of the static noise margin (SNM) of a memory cell or cells, using discrete point measurement...
US-7,385,841 Static random access memory device having a voltage-controlled word line driver for retain till accessed mode...
A static random-access memory (SRAM) device and a method of operating the same. In one embodiment, the SRAM device includes: (1) a row of SRAM cells coupled to a...
US-7,385,840 SRAM cell with independent static noise margin, trip voltage, and read current optimization
An SRAM memory cell structure utilizing a read driver transistor and a column select write transistor, and a method of operating the same. The SRAM memory cell...
US-7,385,747 Illumination system with integral modulation technique
A system and method for the modulation of light propagating along an optical path, for example the optical path in a projection display system. As light in the...
US-7,385,539 All-digital phase locked loop (ADPLL) system
An all-digital phase locked loop system for generating an oscillator output signal under control of a digital reference input. The system comprises a digitally...
US-7,385,537 Linear feedback shift register first-order noise generator
A first-order signal generator (135). The generator comprises a shift register (210') having a number N of bit positions. Each bit position is operable to store...
US-7,385,536 Methods and circuits for output of sample-and-hold in pipelined ADC
Methods and circuit embodiments are disclosed for implementing an improved signal path for a sample-and-hold output. In exemplary embodiments, a sample-and-hold...
US-7,385,440 Bootstrapped switch for sampling inputs with a signal range greater than supply voltage
A bootstrapped circuit for sampling inputs with a signal range greater than supply voltage includes: a bootstrapped switch coupled between an input node and an...
US-7,385,383 Methods and systems for determining efficacy of stress protection circuitry
Methods and systems are provided for determining efficacy of stress protection circuitry. The methods and systems employ a ring oscillator that models at least...
US-7,385,202 Divergent charged particle implantation for improved transistor symmetry
The present invention provides a method for implanting charged particles in a substrate and a method for manufacturing an integrated circuit. The method for...
US-7,384,869 Protection of silicon from phosphoric acid using thick chemical oxide
A method for protecting exposed silicon from attack by phosphoric acid during wet etching and stripping processes is provided. According to various embodiments...
US-7,384,861 Strain modulation employing process techniques for CMOS technologies
A method forms a semiconductor device comprising a modifiable strain inducing layer. A semiconductor body is provided. First and second regions of the...
US-7,384,855 Resistor integration structure and technique for noise elimination
A method of preventing contact noise in a SiCr thin film resistor includes performing in situ depositions of a SiCr layer and then a TiW layer on a substrate...
US-7,384,839 SRAM cell with asymmetrical transistors for reduced leakage
A method of fabricating an SRAM cell with reduced leakage is disclosed. The method comprises fabricating asymmetrical transistors in the SRAM cell. The...
US-7,383,367 Progressive extended compression mask for dynamic trace
This invention provides trace address compression by comparing respective bytes of a current trace address with a stored prior trace address. Only the least...
US-7,383,343 System using portal service interface to request and determine QOS requirements on non-QOS capable device on a...
An engineering model is described for a home gateway and interface system and method for providing quality of service to a home LAN device on a home network that...
US-7,382,832 Scalable time-switched preamble supplement generator, method of generating and multiple-input, multiple-output...
The present invention provides a time-switched preamble supplement generator for use with a multiple-input, multiple-output (MIMO) transmitter employing N...
US-7,382,719 Scalable and backwards compatible preamble for OFDM systems
A method comprising encoding a plurality of signals according to a predetermined negation scheme and transmitting the plurality of signals, wherein each signal...
US-7,382,560 Low power servo mode write driver
A circuit (40) for use in a mass data storage device (10) has first (44) second (46) current driver circuits for providing write currents to the data transducer...
US-7,382,200 Type-II all-digital phase-locked loop (PLL)
System and method for providing type-II (and higher order) phase-locked loops (PLLs) with a fast signal acquisition mode. A preferred embodiment comprises a loop...
US-7,382,147 Semiconductor device testing
An apparatus and method to test components in a semiconductor test structure. On a semiconductor wafer, a test module implemented in one or more scribe lines...
US-7,381,950 Characterizing dimensions of structures via scanning probe microscopy
A method comprising characterizing the dimensions of structures on a semiconductor device having dimensions less than approximately 100 nanometers (nm) using one...
US-7,380,947 Multi-step turn off mode for projection display
Disclosed herein is a method of operating display systems with reduction of the warm-up time of an arc lamp in the event of an accidental or unintentional turn-off.
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.