At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Spread spectrum demodulation using a subsampling communication receiver
A first periodic voltage waveform (20) is downconverted into a second periodic voltage waveform (35, 36). A plurality of temporally distinct samples (SA1, SA2, ....
Increasing the throughput of voice over internet protocol data on wireless
local area networks
A system and method are provided for improving the throughput of wireless networks, such as IEEE 802.11 networks. Individual devices in the network determine the...
Method and apparatus for providing retry control, buffer sizing and
A retry algorithm determines the maximum number of transmissions and retransmissions that may be attempted for the frame in the head of a transmit queue or...
Energy storage structures using electromechanically active materials for
micro electromechanical systems
System and method for storing energy using electromechanically active materials in micro electromechanical systems. A preferred embodiment comprises a movable...
Systems and methods for separating luma and chroma information in a
composite video signal
Systems and method are provided for luma-chroma separation. A demodulator system demodulates a composite video signal to produce at least two baseband chroma...
Parallel scan distributors and collectors and process of testing
An integrated circuit (70) having parallel scan paths (824-842, 924-942) includes a pair or pairs of scan distributor (800,900) and scan collector (844,944)...
Nickel silicide including indium and a method of manufacture therefor
The present invention provides a semiconductor device, a method of manufacture therefore and a method for manufacturing an integrated circuit including the same....
Method for removal of pattern resist over patterned metal having an
underlying spacer layer
A method of removing the pattern resist that remains on a microchip wafer after etching a patterned layer that is supported by a spacer layer. After the etch,...
Nickel silicide method and structure
Nickel silicide contact regions are formed on a source (2), drain (3) and polycrystalline silicon gate (5) of an integrated circuit transistor by annealing it...
Selective dry etching of tantalum and tantalum nitride
The invention describes a method for the selective dry etching of tantalum and tantalum nitride films. Tantalum nitride layers (30) are often used in...
Linking addressable shadow port and protocol for serial bus networks
Linking addressable shadow port (LASP) and protocol allows addressing the LASP and configuring the connection of multiple Secondary Test Access Ports (TAPs) of...
Intelligent realtime management of processing resources
A method and system for ordering a priority for a function to receive any type of processing resources in a system that includes a plurality of functions. The...
Algorithm for computing distances to a received point in an ADSL system
Method for computing distances to received data points. A preferred embodiment comprises determining a first point on a grid nearest to the received point,...
DMT system with variable subchannel spacing in TCM ISDN noise
A device comprises a first component operable to produce a plurality of discrete multitone symbols based in part on a subchannel spacing and a cyclic extension...
Short and long sequence boundary detection algorithm for wireless LAN
A method for detecting a boundary between two sequences in a wireless local area network is presented that permits rapid detection of the boundary. The method...
Selecting one of multiple antennas to receive signals in a wireless packet
Selecting one of multiple antennas to receive signals in a wireless packet network. Correlation value and gain needed to boost the signal up to a desired power...
Double difference phase detection
A method that allows a digital communications system to detect the presence of transmitted messages in noisy environments. The system includes an OFDM...
Systems and methods for suppressing feedback and reference noise in a
phase lock loop circuit
Various systems and methods for clock management. As one example, a system for clock management is disclosed that includes a controllable oscillator, an...
Method and circuit for perturbing removable singularities in coupled
A translinear network (34) has first (Q.sub.1, Q.sub.2, Q.sub.3, Q.sub.4) and second (Q.sub.4, Q.sub.3, Q.sub.5, Q.sub.6) translinear loops. A Trafton-Hastings...
Method and apparatus of a level shifter circuit with duty-cycle correction
A method and/or a system of control signal synchronization of a scannable storage circuit is disclosed. In one embodiment, a system includes a first circuit to...
Testing components of I/O paths of an integrated circuit
Testing the components of I/O paths in an integrated circuit at-speed operation (i.e., the speed at which the integrated circuit would be operated during normal...
Burst-mode switching voltage regulator with ESR compensation
System and method for a burst-mode switching voltage regulator with good stability and small output voltage ripple. A preferred embodiment comprises a current...
Structure and method for contact pads having a recessed bondable metal
plug over of copper-metallized...
A metal structure for an integrated circuit, which has copper interconnecting metallization (311) protected by an overcoat layer (320). A portion of the...
Semiconductor CMOS devices and methods with NMOS high-k dielectric formed
prior to core PMOS silicon oxynitride...
The present invention facilitates semiconductor fabrication by providing methods of fabrication that selectively form high-k dielectric layers within NMOS...
Method for controlling defects in gate dielectrics
A method for improving high-.kappa. gate dielectric film (104) properties. The high-.kappa. film (104) is subjected to a two step anneal sequence. The first...
Low profile ball-grid array package for high power
A low-profile, high power ball grid array, or land grid array, device including a plastic tape having first and second surfaces, a portion of the first surface...
Data synchronization arrangement
A data synchronization arrangement is provided for exchanging clocked data between different clock domains running at the same clock frequency but at an...
Processor system and method with combined data left and right shift
An integrated circuit device (100) includes circuitry for providing a first shift argument (L[4:0]) indicating shift positions in a first direction and circuitry...
High performance FIR filter
A filter includes a tap multiplication circuit and a tap digital-to-analog ("DAC") unit coupled to the tap multiplication circuit. Further, a plurality of clocks...
Simplified noise estimation and/or beamforming for wireless communications
A system and method facilitate estimating noise in a received signal. The received signal is formed of a plurality of tones, such as training tones and data...
Signaling for parameterized quality of service (QoS) support
The creation, modification, and deletion of a traffic stream 224 with parameterized QoS expectations between two communicating stations 205 and 207, when there...
Soft estimate normalization for weighted multiantenna high-order modulation data channel together with separate antenna pilot channels using averaging in first...
Dual port memory unit using a single port memory core
A dual port memory implemented using a single port memory core. In an embodiment, the access requests from the two ports are processed in a single memory clock...
Plateline driver with RAMP rate control
A memory circuit and method to reduce wordline coupling is disclosed. The circuit includes a plurality of memory cells arranged in rows (702, 704, and 706) and...
System and method for hinge memory mitigation
System and method for reducing failures due to hinge memory in a microdisplay display system. A preferred embodiment includes setting the state of each...
Systems and methods for correcting color phase error in video systems
Systems and methods are provided for correcting color phase error in a video decoder system. A demodulator system demodulates the composite input signal and the...
Bias circuitry for cascode transistor circuit
An integrated circuit includes a composite transistor including at least a first transistor of a first technology type having a first group of intrinsic...
Multiphased triangular wave oscillating circuit and switching regulator
To oscillate and output multiphased triangular waves with a designed waveform shape, wave crest value, and phase relationship. This multiphased triangular wave...
Functional cells for automated I/O timing characterization of an
Hardware cells inside of an IC device, such as in a processor circuit, for characterization that replace functional flip-flops that capture inputs or drive...
Semiconductor dual guardring arrangement
A semiconductor dual guardring arrangement is provided which is useful during electrostatic discharge (ESD) events as well as during normal operating conditions....
Semiconductor device having a silicided gate electrode and method of
The present invention provides a semiconductor device, a method of manufacture therefor, and an integrated circuit including the semiconductor device. The...
Highly activated carbon selective epitaxial process for CMOS
In accordance with the invention there is a method of forming a semiconductor device comprising forming a gate over a substrate, forming a source region and a...
Deep buried channel junction field effect transistor (DBCJFET)
A junction field effect transistor (JFET) is fashioned where a channel of transistor is buried deeply within the workpiece within which the JFET is formed....
Method for scheduling processors and coprocessors with bit-masking
Multiple coprocessor scheduling of parallel processing steps control with bit arithmetic using a bitmask for each data block buffer indicating next processing...
IC with JTAG port, linking module, and off-chip TAP interface
An IC includes an IEEE 1149.1 standard test access port (TAP) interface and an additional Off-Chip TAP interface. The Off-Chip TAP interface connects to the TAP...
High performance and scalable width expansion architecture for fully
A technique that provides highly scalable width expansion architecture for cascading CAMs to facilitate searching of increased wordlengths. In one example...
Code division multiple access wireless system with closed loop mode using
ninety degree phase rotation and...
A wireless communication system (10). The system comprises a user station (12). The user station comprises despreading circuitry (22) for receiving and...
Method and circuit for stop of signals quantized using noise-shaping
A system and method are provided for stopping a quantized signal from a noise-shaper with a significantly reduced inband transient, compared to a traditional...
Estimating gain and phase imbalance in upconverting transmitters
Estimation of gain and phase imbalance of an upconverting transmitter. A transmitter transmits symbols containing vector components of pre-specific relationship...
4X design for wireless local area network throughput enhancement
A system and method for wireless local area network throughput enhancement includes an access point and an endpoint station in a wireless computer network...