At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
System for detecting warped carriers and associated methods
Disclosed herein is a warp detection system (200) for determining warping in a carrier (110) configured to carry substrates (120) for processing. In one...
Using patterns for high-level modeling and specification of properties for
This invention is a high-level language to specify electronic system design patterns for functional verification. This invention includes automatic translation...
Programmable built in self test of memory
The pBIST solution to memory testing is a balanced hardware-software oriented solution. pBIST hardware provides access to all memories and other such logic (e.g....
Apparatus and method for trace stream identification of multiple target
When a plurality of simultaneous, preselected target processor events are detected, a multiple-event sync marker is generated that identifies the preselected...
Timing closure for system on a chip using voltage drop based standard
A timing closure analysis associated with SoCs uses voltage drop based standard delay formats (SDFs). Static timing analysis (STA) is implemented using multiple...
High speed decoder
A branch metric duplication method substantially reduces interconnection delays. The branch metric duplication method is particularly useful to implement a high...
Scalable time-orthogonal preamble supplement generator, method of
generating and multiple-input,...
The present invention provides a time-orthogonal preamble supplement generator for use with a multiple-input, multiple-output (MIMO) transmitter employing N...
System and method for performing symbol boundary-aligned search of direct
sequence spread spectrum signals
System and method for performing symbol boundary aligned searches of signals. A preferred embodiment comprises a search control unit (such as search control unit...
Random access preamble coding for initiation of wireless mobile
A method of operating a wireless communications unit (UE) to request a connection with a base station (10) is disclosed. The wireless unit (UE) receives a signal...
ROM-based memory testing
This invention uniquely partitions the pBIST ROM for storing program and data information. The pBIST unit selectively loads both the algorithm and data, the...
Method for determining and classifying SRAM bit fail modes suitable for
production test implementation and real...
A method (200) for determining various bit failure modes in a static random access memory device. A hard/soft bit failure test sequence is performed on each cell...
Dual modulator projection system
A three dimensional display system 100 using two spatial light modulators and a single projection path. Light source 102 emits a white light beam 104 which...
Rendering in a printer using bands
A page may be divided into several blocks which do not span the entire width of a page. A bit map representing the page content may be generated by rendering the...
Method and apparatus for synthesizing a clock signal having a frequency
near the frequency of a source clock signal
An apparatus and method of synthesizing an output clock signal from a source clock signal. The clock synthesizer includes a phase generator, a phase selector, a...
System and method for resumed probing of a wafer
According to one embodiment of the invention, a method for resuming the probing of a wafer includes identifying a data set associated with a wafer. The data set...
System and method for driving one or more loads
A system and method for driving a load at a desired operating level. A driver is connected to a load. The load can be selected from a plurality of loads by a...
Thin film resistor integration in a dual damascene structure
A thin film resistor and at least one metal interconnect are formed in an integrated circuit. A first dielectric layer is formed over a metal interconnect layer....
System with meshed power and signal buses on cell array
A method and apparatus for providing a meshed power and signal bus system on an array type integrated circuit that minimizes the size of the circuit. In a...
Method for forming a void free via
A multilevel metal and via structure is described. The metal conductors include a base or seed layer, a bulk conductor layer, a capping layer, and a barrier...
Fine pitch low cost flip chip substrate
A method of forming a package is disclosed, which includes steps of forming a substrate, a solder masker, and a first aperture through the solder mask. The...
Multi-step process for patterning a metal gate electrode
The present invention provides a method for patterning a metal gate electrode and a method for manufacturing an integrated circuit including the same. The method...
Manufacturing system and apparatus for balanced product flow with
application to low-stress underfilling of...
A system (100) for manufacturing product, in which a first work station (101) is operable to perform a first manufacturing action on the product parts; this...
Software power control of circuit modules in a shared and distributed DMA
A system-on-chip integrated circuit selectively gates clocks to individual modules corresponding to the state of a corresponding bit of a peripheral enable...
Device with dB-to-linear gain conversion
An electronic dB-to-linear gain conversion system (10). The system comprises an input (12) for receiving a gain index signal (GI) representing a desired dB...
Method for determining the equivalency index of goods, processes, and
A method is disclosed wherewith a person skilled in the art of statistical quality control may determine whether a process, goods, or service is statistically...
Method for physically updating configuration information for devices in a
A method for providing configuration information for use in installing a new wireless station to a wireless network that minimizes errors is presented. The...
Low-complexity, symbol-based, reduced substreams maximum likelihood
decoder and method for a multiple-input,...
A greater likelihood decoder, a method of deriving a reduced substreams maximum likelihood (RSML) decoded symbol vector and a multiple-input, multiple-output...
PCM upstream data transmission server
A method for designing an equalizer and tracking performance for upstream PCM in a digital communications network is described. The invention optimizes upstream...
Realtime management of processing resources
The invention presents a software agent that optimizes processing resources for multiple instances of a software module that are executing simultaneously. The...
Hybrid IMMSE-LMMSE receiver processing technique and apparatus for a MIMO
A Hybrid IMMSE-LMMSE receiver processing technique predicts performance of and selects between iterative and non-iterative decoding of symbols based on an...
Apparatus for controlling the positioning of an optical dithering element
According to one embodiment, a method for controlling positioning of an optical dithering element includes repeatedly driving the optical dithering element...
Refractory metal-based electrodes for work function setting in
The present invention provides, in one embodiment, a gate structure (100). The gate structure comprises a gate dielectric (105) and a gate (110). The gate...
In situ hardmask pullback using an in situ plasma resist trim process
The present invention provides a process of manufacturing an isolation structure for use in a semiconductor device. The process includes forming an opening in a...
Apparatus for and method of packaging semiconductor devices
A carrier and package for plural semiconductor devices includes a member with device-conformal apertures therethrough. A first removable cover is attached to one...
Modem relay protocol redundancy for reliable low speed modem
communications over IP networks with substantial...
Minimized Wave-zone Buoyancy is a new approach to oil and gas platform design with superior construction and performance characteristics compared to state-of-art...
Switched capacitor circuit with current source offset DAC and method
A switched-capacitor sample/hold circuit includes a switched-capacitor input sampling stage and a sample/hold amplifier circuit including an operational...
System for controlling switch transistor performance
The present invention provides a system for controlling performance of a switch transistor (106)--one that is implemented within a circuitry segment (100) to...
Signal processing apparatus having internal clock signal source
A signal processing apparatus includes: (a) A signal treating unit for effecting signal treating functions to present a treated signal at an output. (b) A clock...
Adhesion by plasma conditioning of semiconductor chip
A plasma conditioning method of improving the adhesion between an integrated circuit chip, having active and passive surfaces, the active surface polymer-coated...
Method for circuit sensitivity driven parasitic extraction
The method of this invention determines the timing of an integrated circuit design. At each node, the method determines if the timing of signal propagation at...
Tracing program counter addresses using native program counter format and
instruction count format
A method of tracing program counter activity in a data processor periodically transmits a program counter sync point including the current program counter...
Universal interface simulating multiple interface protocols
A universal interface interfaces between a variety of different data processing devices by the generation, storage, proper routing, and timed output of data...
Collecting and exporting on-chip data processor trace and timing
information with differing collection and...
Data processor emulation information that has been collected and arranged into a plurality of first information blocks during the collection process is...
Efficient pseudo-noise sequence generation for spread spectrum
The invention solves the problem of efficiently generating pseudo noise sequences with an arbitrary offset delay. Novel and improved architectures are used,...
System and method for finger and path management in receivers
System and method for managing finger and path resources. A preferred embodiment comprises receiving a delay profile, processing paths from the delay profile,...
Over-current detection for a power field-effect transistor (FET)
A system and method is provided for detecting an over-current condition in a power field-effect transistor (FET). In one embodiment, an over-current detection...
Electro-migration (EM) and voltage (IR) drop analysis of integrated
circuit (IC) designs
Performing approximate analysis of modules based on corresponding layout files while requiring fewer computations than performing a transistor level simulation...
Systems and methods for improved memory scan testability
A method and system for testing a device that includes both a digital and analog portion. The digital portion includes a plurality of latch devices, and the...
Software controlled hard reset of mastering IPS
A system-on-chip integrated circuit includes a peripheral initialization register has a bit corresponding to each module. Each bit indicates a normal mode or a...
Multiply-accumulate modules and parallel multipliers and methods of
designing multiply-accumulate modules and...
A multiply-accumulate module (100) includes a multiply-accumulate core (120), which includes a plurality of Booth encoder cells (104a). The multiply-accumulate...