Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,340,457 Apparatus and method to facilitate the customization of television content with supplemental data
An apparatus and method for customizing television content uses an application (70) operating on a computing platform (12) associated with a display device (40)....
US-7,340,325 Priority powerdown system and method for power distribution systems
A power controller for power sourcing equipment in a distributed power network provides power down policies and priority in the event of a power supply failure....
US-7,340,236 System for operational coexistence of wireless communication technologies
The present invention provides a system for providing simultaneous operation of disparate wireless telecommunication technologies within a single device (102)....
US-7,340,219 Method and system for multisite RF transceiver testing
According to one embodiment of the invention, a system for testing electronic devices includes a first RF source operable to output a first signal, a second RF...
US-7,339,994 Method and apparatus for fast convergent power control in a spread spectrum communication system
A system and method for adjusting the power control target for a spread-spectrum communication system is disclosed. A preferred embodiment comprises correcting...
US-7,339,922 System and method for synchronizing timers over wireless networks
A method of synchronizing timers in a wireless network is described. According to some embodiments, a master timer is sampled at the start time of a first beacon...
US-7,339,719 Packaging of frequency-doubled, extended-cavity, surface-emitting laser components on a common substrate
In one embodiment, a laser module comprising an optical element, a frequency converter, a selective reflector, and one or more surface-emitters, each coupled to...
US-7,339,416 Voltage regulator with low dropout voltage
A low dropout voltage regulator (100; 300) comprises a supply input terminal (102; 302) for connecting a supply voltage (V.sub.DD) and an output terminal (104;...
US-7,339,402 Differential amplifier with over-voltage protection and method
Circuitry for preventing damage to bipolar transistors in integrated circuit amplifier circuitry during slew-limited operation includes first and second...
US-7,339,356 Apparatus and method for controlling a power converter device
An apparatus for controlling a power converter operating in response to a modulating signal during successive switching cycles includes: (a) A signal sensor...
US-7,339,240 Dual-gate integrated circuit semiconductor device
The present invention provides a method for fabricating a dual gate semiconductor device. In one aspect, the method comprises forming a nitridated, high voltage...
US-7,339,220 Memory device with surface-channel peripheral transistors
A method of forming a memory device (e.g., a DRAM) including array and peripheral circuitry. A plurality of undoped polysilicon gates 58 are formed. These gates...
US-7,339,215 Transistor device containing carbon doped silicon in a recess next to MDD to create strain in channel
A method (100) of forming a transistor includes forming a gate structure (106, 108) over a semiconductor body and forming recesses (112) substantially aligned to...
US-7,339,214 Methods and apparatus for inducing stress in a semiconductor device
Methods and apparatus are disclosed for selectively inducing stress in a semiconductor device, wherein a first region of a substrate is implanted so as to induce...
US-7,338,893 Integration of pore sealing liner into dual-damascene methods and devices
A device employs damascene layers with a pore sealing liner and includes a semiconductor body. A metal interconnect layer comprising a metal interconnect is...
US-7,338,888 Method for manufacturing a semiconductor device having a silicided gate electrode and a method for...
The present invention provides a method for manufacturing a semiconductor device and a method for manufacturing an integrated circuit including the semiconductor...
US-7,338,865 Method for manufacturing dual work function gate electrodes through local thickness-limited silicidation
The present invention provides a method of manufacturing a semiconductor device. The semiconductor device (100), among other possible elements, includes a first...
US-7,338,837 Semiconductor packages for enhanced number of terminals, speed and power performance
An integrated circuit device package with a first part (101) having a cavity (104) to mount the chip (105), further I/O terminals (102) on the top surface and...
US-7,337,657 Pressure glow plug for a diesel engine
A pressure glow plug for a diesel engine has a glow plug body 2 for being inserted into a cylinder of the diesel engine, a heating rod 1 that is arranged in the...
US-7,337,433 System and method for power profiling of tasks
Systems and methods for improved power profiling of embedded applications are presented. These inventions provide the ability to measure the power consumption of...
US-7,336,907 Optical assembly having cylindrical lenses and related method of modulating optical signals
Described embodiments provide for an optical communications assembly or other optical assembly in which the post-dispersion optical signals are controlled in...
US-7,336,822 Enhanced color correction circuitry capable of employing negative RGB values
Disclosed is a system for adjusting a plurality of component color signals for expanded color gamut displays. The disclosed system comprises an input for...
US-7,336,647 System and method for ranging
A system operable for ranging synchronization is provided. The system includes a first component that is operable to analyze a set of signals. The first...
US-7,336,640 Method and apparatus for CDMA demodulation
A CDMA receiver (500) minimizes the use of hardware by taking advantage of the fact that Walsh sequences of a predetermined length (e.g., 16) are comprised of...
US-7,336,290 Method and apparatus for increasing a perceived resolution of a display
According to one embodiment, a method of increasing a perceived resolution of a display includes directing light at a optical dithering element and repeatedly...
US-7,335,595 Silicide formation using a low temperature anneal process
A silicide 160 is formed in exposed silicon on a semiconductor wafer 10 by a method that includes forming a thin interface layer 140 over the semiconductor wafer...
US-7,335,536 Method for fabricating low resistance, low inductance interconnections in high current semiconductor devices
A method for fabricating a low resistance, low inductance device for high current semiconductor flip-chip products. A structure is produced, which comprises a...
US-7,335,535 Method and apparatus for lubricating microelectromechanical devices in packages
The present invention provides a lubricant container inside a microelectromechanical device package. The lubricant container contains selected lubricant that...
US-7,334,114 Real-time monitoring, alignment, and translation of CPU stalls or events
A system and method of tracing a group of processor events in real-time in order to enable a programmer to debug and profile the operation and execution of code...
US-7,333,788 Method for calibrating automatic gain control in wireless devices
Disclosed herein is an iterative process for calibrating an AGC in a wireless system, wherein the iterative process includes transmitting a calibration signal,...
US-7,333,535 Variable block rate ADSL
By allowing the block rate to vary, the existing Asymmetric Digital Subscriber Line (ADSL) system is modified to better address extended reach and higher data...
US-7,333,357 Static random access memory device having reduced leakage current during active mode and a method of operating...
An Static Random Access Memory (SRAM) device and a method of operating the same. In one embodiment, the SRAM device includes: (1) an SRAM array coupled to row...
US-7,333,141 Resampling methods for digital images
Polyphase filtering, such as resampling for image resizing, on a processor with parallel output units is cast in terms of data access blocks and data coverage...
US-7,332,965 Gate leakage insensitive current mirror circuit
A gate leakage insensitive current mirror circuit including an input stage, an output stage, and a pair of complementary source followers. The pair of...
US-7,332,898 Double-edge, stackable PWM with built-in feedforward
A method and apparatus for use in a multi-phase power system. The power system is of the type having a plurality of Pulse Width Modulation (PWM) controllers...
US-7,332,425 Simultaneous deposition and etch process for barrier layer formation in microelectronic device interconnects
The present invention provides a method of forming a interconnect barrier layer 100. In the method, physical vapor deposition of barrier material 200 is...
US-7,330,964 Microprocessor with independent SIMD loop buffer
An apparatus comprising detection logic configured to detect a loop among a set of instructions, the loop comprising one or more instructions of a first type of...
US-7,330,937 Management of stack-based memory usage in a processor
A method is disclosed that comprises determining whether a data subsystem is to operate as cache memory or as scratchpad memory in which line fetches from...
US-7,330,936 System and method for power efficient memory caching
A system and method for power efficient memory caching. Some illustrative embodiments may include a system comprising: a hash address generator coupled to an...
US-7,330,814 Wideband speech coding with modulated noise highband excitation system and method
A speech encoder/decoder for wideband speech with a partitioning of wideband into lowband and highband, convenient coding of the lowband, and LP excited by noise...
US-7,330,597 Image compression
A method of image compression with non-redundant complex wavelet transforms applied using a triband decomposition. Variant transforms for real and complex inputs...
US-7,330,504 Method and apparatus for low power-rise power control using sliding-window-weighted QoS measurements
A system and method for adjusting the power control target for a spread-spectrum communication system 110 is disclosed. A preferred embodiment comprises...
US-7,330,298 Optical system and method for increasing image resolution and/or dithering in projection applications
An optical system for projecting an image having x and y axes onto a image plane is provided. The system includes an SLM device spaced from the image plane, the...
US-7,330,209 Digital still camera system and complementary-color-filtered array interpolation method
A complementary-color-filtered array interpolation by first interpolate each color subarray so each pixel has four colors and then adjust each color at a pixel...
US-7,330,140 Interleaved analog to digital converter with compensation for parameter mismatch among individual converters
Interleaved analog to digital converter with compensation for parameter mismatch among individual converters. A reference ADC samples an input signal at...
US-7,330,082 Oscillator system, method of providing a resonating signal and a communications system employing the same
An n.sup.th-order oscillator system for providing a resonating signal, a method of generating a resonating signal and a communications system. In one embodiment,...
US-7,330,079 Method and apparatus for rapid local oscillator frequency calibration
A controller for an adjustable-frequency oscillator includes a first counter supplied with a stop-count value to count adjustable-frequency oscillator cycles...
US-7,328,388 Built-in self-test arrangement for integrated circuit memory devices
An integrated circuit has a built-in self-test (BIST) arrangement (60). The built-in self-test arrangement includes a read only memory (ROM), (140) that stores...
US-7,328,387 Addressable tap domain selection circuit with selectable 3/5 pin interface
This disclosure describes a reduced pin bus that can be used on integrated circuits or embedded cores within integrated circuits. The bus may be used for serial...
US-7,328,360 Maintaining synchronization of multiple data channels with a common clock signal
Maintaining synchronization when sending/receiving multiple channels of data with a corresponding common reference clock signal. Synchronization signals (e.g.,...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.