Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,326,025 System for detecting warped carriers and associated methods
Disclosed herein is a warp detection system (200) for determining warping in a carrier (110) configured to carry substrates (120) for processing. In one...
US-7,325,209 Using patterns for high-level modeling and specification of properties for hardware systems
This invention is a high-level language to specify electronic system design patterns for functional verification. This invention includes automatic translation...
US-7,325,178 Programmable built in self test of memory
The pBIST solution to memory testing is a balanced hardware-software oriented solution. pBIST hardware provides access to all memories and other such logic (e.g....
US-7,325,169 Apparatus and method for trace stream identification of multiple target processor events
When a plurality of simultaneous, preselected target processor events are detected, a multiple-event sync marker is generated that identifies the preselected...
US-7,324,914 Timing closure for system on a chip using voltage drop based standard delay formats
A timing closure analysis associated with SoCs uses voltage drop based standard delay formats (SDFs). Static timing analysis (STA) is implemented using multiple...
US-7,324,614 High speed decoder
A branch metric duplication method substantially reduces interconnection delays. The branch metric duplication method is particularly useful to implement a high...
US-7,324,602 Scalable time-orthogonal preamble supplement generator, method of generating and multiple-input,...
The present invention provides a time-orthogonal preamble supplement generator for use with a multiple-input, multiple-output (MIMO) transmitter employing N...
US-7,324,585 System and method for performing symbol boundary-aligned search of direct sequence spread spectrum signals
System and method for performing symbol boundary aligned searches of signals. A preferred embodiment comprises a search control unit (such as search control unit...
US-7,324,485 Random access preamble coding for initiation of wireless mobile communications sessions
A method of operating a wireless communications unit (UE) to request a connection with a base station (10) is disclosed. The wireless unit (UE) receives a signal...
US-7,324,392 ROM-based memory testing
This invention uniquely partitions the pBIST ROM for storing program and data information. The pBIST unit selectively loads both the algorithm and data, the...
US-7,324,391 Method for determining and classifying SRAM bit fail modes suitable for production test implementation and real...
A method (200) for determining various bit failure modes in a static random access memory device. A hard/soft bit failure test sequence is performed on each cell...
US-7,324,279 Dual modulator projection system
A three dimensional display system 100 using two spatial light modulators and a single projection path. Light source 102 emits a white light beam 104 which...
US-7,324,229 Rendering in a printer using bands
A page may be divided into several blocks which do not span the entire width of a page. A bit map representing the page content may be generated by rendering the...
US-7,323,917 Method and apparatus for synthesizing a clock signal having a frequency near the frequency of a source clock signal
An apparatus and method of synthesizing an output clock signal from a source clock signal. The clock synthesizer includes a phase generator, a phase selector, a...
US-7,323,899 System and method for resumed probing of a wafer
According to one embodiment of the invention, a method for resuming the probing of a wafer includes identifying a data set associated with a wafer. The data set...
US-7,323,793 System and method for driving one or more loads
A system and method for driving a load at a desired operating level. A driver is connected to a load. The load can be selected from a plurality of loads by a...
US-7,323,751 Thin film resistor integration in a dual damascene structure
A thin film resistor and at least one metal interconnect are formed in an integrated circuit. A first dielectric layer is formed over a metal interconnect layer....
US-7,323,727 System with meshed power and signal buses on cell array
A method and apparatus for providing a meshed power and signal bus system on an array type integrated circuit that minimizes the size of the circuit. In a...
US-7,323,409 Method for forming a void free via
A multilevel metal and via structure is described. The metal conductors include a base or seed layer, a bulk conductor layer, a capping layer, and a barrier...
US-7,323,405 Fine pitch low cost flip chip substrate
A method of forming a package is disclosed, which includes steps of forming a substrate, a solder masker, and a first aperture through the solder mask. The...
US-7,323,403 Multi-step process for patterning a metal gate electrode
The present invention provides a method for patterning a metal gate electrode and a method for manufacturing an integrated circuit including the same. The method...
US-7,323,362 Manufacturing system and apparatus for balanced product flow with application to low-stress underfilling of...
A system (100) for manufacturing product, in which a first work station (101) is operable to perform a first manufacturing action on the product parts; this...
US-7,321,980 Software power control of circuit modules in a shared and distributed DMA system
A system-on-chip integrated circuit selectively gates clocks to individual modules corresponding to the state of a corresponding bit of a peripheral enable...
US-7,321,912 Device with dB-to-linear gain conversion
An electronic dB-to-linear gain conversion system (10). The system comprises an input (12) for receiving a gain index signal (GI) representing a desired dB...
US-7,321,836 Method for determining the equivalency index of goods, processes, and services
A method is disclosed wherewith a person skilled in the art of statistical quality control may determine whether a process, goods, or service is statistically...
US-7,321,784 Method for physically updating configuration information for devices in a wireless network
A method for providing configuration information for use in installing a new wireless station to a wireless network that minimizes errors is presented. The...
US-7,321,644 Low-complexity, symbol-based, reduced substreams maximum likelihood decoder and method for a multiple-input,...
A greater likelihood decoder, a method of deriving a reduced substreams maximum likelihood (RSML) decoded symbol vector and a multiple-input, multiple-output...
US-7,321,618 PCM upstream data transmission server
A method for designing an equalizer and tracking performance for upstream PCM in a digital communications network is described. The invention optimizes upstream...
US-7,321,568 Realtime management of processing resources
The invention presents a software agent that optimizes processing resources for multiple instances of a software module that are executing simultaneously. The...
US-7,321,564 Hybrid IMMSE-LMMSE receiver processing technique and apparatus for a MIMO WLAN
A Hybrid IMMSE-LMMSE receiver processing technique predicts performance of and selects between iterative and non-iterative decoding of symbols based on an...
US-7,321,458 Apparatus for controlling the positioning of an optical dithering element
According to one embodiment, a method for controlling positioning of an optical dithering element includes repeatedly driving the optical dithering element...
US-7,321,154 Refractory metal-based electrodes for work function setting in semiconductor devices
The present invention provides, in one embodiment, a gate structure (100). The gate structure comprises a gate dielectric (105) and a gate (110). The gate...
US-7,320,927 In situ hardmask pullback using an in situ plasma resist trim process
The present invention provides a process of manufacturing an isolation structure for use in a semiconductor device. The process includes forming an opening in a...
US-7,320,903 Apparatus for and method of packaging semiconductor devices
A carrier and package for plural semiconductor devices includes a member with device-conformal apertures therethrough. A first removable cover is attached to one...
US-7,319,701 Modem relay protocol redundancy for reliable low speed modem communications over IP networks with substantial...
Minimized Wave-zone Buoyancy is a new approach to oil and gas platform design with superior construction and performance characteristics compared to state-of-art...
US-7,319,419 Switched capacitor circuit with current source offset DAC and method
A switched-capacitor sample/hold circuit includes a switched-capacitor input sampling stage and a sample/hold amplifier circuit including an operational...
US-7,319,357 System for controlling switch transistor performance
The present invention provides a system for controlling performance of a switch transistor (106)--one that is implemented within a circuitry segment (100) to...
US-7,319,354 Signal processing apparatus having internal clock signal source
A signal processing apparatus includes: (a) A signal treating unit for effecting signal treating functions to present a treated signal at an output. (b) A clock...
US-7,319,275 Adhesion by plasma conditioning of semiconductor chip
A plasma conditioning method of improving the adhesion between an integrated circuit chip, having active and passive surfaces, the active surface polymer-coated...
US-7,318,208 Method for circuit sensitivity driven parasitic extraction
The method of this invention determines the timing of an integrated circuit design. At each node, the method determines if the timing of signal propagation at...
US-7,318,176 Tracing program counter addresses using native program counter format and instruction count format
A method of tracing program counter activity in a data processor periodically transmits a program counter sync point including the current program counter...
US-7,318,112 Universal interface simulating multiple interface protocols
A universal interface interfaces between a variety of different data processing devices by the generation, storage, proper routing, and timed output of data...
US-7,318,017 Collecting and exporting on-chip data processor trace and timing information with differing collection and...
Data processor emulation information that has been collected and arranged into a plurality of first information blocks during the collection process is...
US-7,317,776 Efficient pseudo-noise sequence generation for spread spectrum applications
The invention solves the problem of efficiently generating pseudo noise sequences with an arbitrary offset delay. Novel and improved architectures are used,...
US-7,317,760 System and method for finger and path management in receivers
System and method for managing finger and path resources. A preferred embodiment comprises receiving a delay profile, processing paths from the delay profile,...
US-7,317,355 Over-current detection for a power field-effect transistor (FET)
A system and method is provided for detecting an over-current condition in a power field-effect transistor (FET). In one embodiment, an over-current detection...
US-7,315,992 Electro-migration (EM) and voltage (IR) drop analysis of integrated circuit (IC) designs
Performing approximate analysis of modules based on corresponding layout files while requiring fewer computations than performing a transistor level simulation...
US-7,315,971 Systems and methods for improved memory scan testability
A method and system for testing a device that includes both a digital and analog portion. The digital portion includes a plurality of latch devices, and the...
US-7,315,905 Software controlled hard reset of mastering IPS
A system-on-chip integrated circuit includes a peripheral initialization register has a bit corresponding to each module. Each bit indicates a normal mode or a...
US-7,315,879 Multiply-accumulate modules and parallel multipliers and methods of designing multiply-accumulate modules and...
A multiply-accumulate module (100) includes a multiply-accumulate core (120), which includes a plurality of Booth encoder cells (104a). The multiply-accumulate...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.