Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,292,543 Speaker tracking on a multi-core in a packet based conferencing system
A distributed intelligence conferencing system having a plurality of conferencing nodes to connect groups of participants to a conference. Each of the...
US-7,292,421 Local ESD power rail clamp which implements switchable I/O decoupling capacitance function
Methods and circuits are disclosed for providing distributed ESD protection switchable between a capacitive decoupling state and an ESD protection state. The...
US-7,292,170 System and method for improved time-interleaved analog-to-digital converter arrays
System and method for improved time-interleaved analog-to-digital converter arrays which reduces sampling mismatch distortion found in prior art arrays. There...
US-7,292,095 Notch filter for ripple reduction in chopper stabilized amplifiers
A chopper-stabilized amplifier receiving an input signal includes a first operational transconductance amplifier having an input chopper and an output chopper...
US-7,292,074 Write driver with continuous impedance match and improved common mode symmetry
The present invention describes a voltage-mode boosting write driver circuit (160), comprising a plurality of inputs (WDP, WDN), a plurality of outputs (HWX,...
US-7,292,058 Method for estimating the early failure rate of semiconductor devices
According to one embodiment of the invention, a method for estimating the failure rate of semiconductor devices includes obtaining accelerated stress duration...
US-7,291,913 System and method for high performance heat sink for multiple chip devices
A custom-molded heat sink corresponds to an individual substrate and includes a heat sink lid having at least one cavity corresponding to at least one die...
US-7,291,897 One mask high density capacitor for integrated circuits
An on-chip decoupling capacitor (106) and method of fabrication. The decoupling capacitor (104) is integrated at the top metal interconnect level (104) and may...
US-7,291,890 Gate dielectric and method
A MOSFET structure with high-k gate dielectric layer and silicon or metal gates, amorphizing treatment of the high-k gate dielectric layer as with a plasma or...
US-7,291,549 Method and structure to reduce risk of gold embrittlement in solder joints
A method for reducing gold embrittlement in solder joints, and a copper-bearing solder according to the method, are disclosed. Embodiments of the invention...
US-7,291,527 Work function control of metals
Forming metal gate transistors that have different work functions is disclosed. In one example, a first metal, which is a `mid gap` metal, is manipulated in...
US-7,291,363 Lubricating micro-machined devices using fluorosurfactants
A method of lubricating MEMS devices using fluorosurfactants 42. Micro-machined devices, such as a digital micro-mirror device (DMD.TM.) 940, which make repeated...
US-7,290,246 Power profiling system and method for correlating runtime information
Systems and methods for improved power profiling of embedded applications are presented. These inventions provide the ability to measure the power consumption of...
US-7,289,958 Automatic language independent triphone training using a phonetic table
A method for training acoustic models for a new target language is provided using a phonetic table, which characterizes the phones, used in one or more reference...
US-7,289,570 Wireless communications
A wireless system (e.g., Bluetooth, WCDMA, etc.) with multiple antenna communication channel eigenvector weighted transmissions including possibly differing...
US-7,289,354 Memory array with a delayed wordline boost
Methods and a circuit for writing to an SRAM memory cell of an array are discussed that provide improved static noise margin, and minimal risk of data upsets...
US-7,289,090 Pulsed LED scan-ring array for boosting display system lumens
A display apparatus 200 includes a substrate 219 and a number of light emitting diodes (LEDs) 202 coupled to the substrate. An optical element 207 such as a...
US-7,289,047 Decoding variable length codes while using optimal resources
In one aspect, code-words of variable lengths are decoded using a multi-stage decoding approach, with different stages being of different sizes (and thus...
US-7,288,800 Versatile system for cross-lateral junction field effect transistor
The present invention provides a system for providing a cross-lateral junction field effect transistor (114) having desired high-performance desired voltage,...
US-7,287,096 Method for robust, flexible reconfiguration of transceive parameters for communication systems
A communications system 400 includes a transmitter 410 that transmits information to a receiver 440 over communication channels 420 and 430. The receiver 440...
US-7,286,623 Plural circuit selection using role reversing control inputs
Data is communicated through two separate circuits or circuit groups, each having clock and mode inputs, by sequentially reversing the role of the clock and mode...
US-7,286,278 Methods for depositing, releasing and packaging micro-electromechanical devices on wafer substrates
A method for forming a MEMS device is disclosed, where a final release step is performed just prior to a wafer bonding step to protect the MEMS device from...
US-7,286,179 Defective pixel filtering for digital imagers
Defective pixels in a CMOS array give rise to spot noise that diminishes the integrity of the resulting image. Because CMOS arrays and digital logic can be...
US-7,286,019 Method and system for amplifying a signal
According to one embodiment of the invention, an amplifier includes a gate bias circuit operable to generate a gate bias voltage and a common gate amplifier that...
US-7,285,830 Lateral bipolar junction transistor in CMOS flow
An improved lateral bipolar junction transistor and a method of forming such a lateral bipolar transistor without added mask in CMOS flow on a p-substrate are...
US-7,284,212 Minimizing computational complexity in cell-level noise characterization
Reducing the number of computations required to pre-characterize cells in a cell-library. In an embodiment, a worst case vector which propagates most noise on an...
US-7,284,170 JTAG circuit transferring data between devices on TMS terminals
The present disclosure describes using the JTAG Tap's TMS and/or TCK terminals as general purpose serial Input/Output (I/O) Manchester coded communication...
US-7,284,143 System and method for reducing clock skew
In one embodiment, a method for balancing clock signals in a clock tree includes, at a register, receiving a divided input clock signal and a non-divided input...
US-7,284,142 Real time interrupt module for operating systems and time triggered applications
An interrupt timer module comprises a prescale counter (PSC) incremented by a real-time interrupt clock signal (RTICLK), a prescale compare value register (CVR)...
US-7,284,139 Processor having real-time power conservation
A processor, comprising a monitor for, depending on the respective embodiment, measuring a relative amount of idle time, activity time, or idle time and activity...
US-7,283,618 Automatic line pair detection in a modem
The present invention provides a solution that automatically detects and connects the properly terminated line pair and then allows modem training to proceed....
US-7,283,590 Signal processing approach for channel coding based on inter-symbol-interference insertion
An inter-symbol-interference (ISI) coder with mapper and linear filter and a technique of channel encoding deliberately inserts inter-symbol-interference (ISI)...
US-7,283,554 Network manager for a hybrid network environment
A system, apparatus and method are disclosed for implementing a managed network in a hybrid network environment to support nodes having managed network...
US-7,283,343 Integrated reverse battery protection circuit for an external MOSFET switch
A reverse battery protection circuits that provides an integrated reverse battery condition solution for protection of external NMOS switches during the reverse...
US-7,283,157 Automatic level control (ALC) for video signals
Disclosed are methods and systems for automatic level control (ALC) in a video signal processing system. The new ALC of the invention takes into account the gain...
US-7,283,082 High-speed, high-resolution voltage output digital-to-analog converter and method
A string DAC having 2.sup.M string resistors includes a plurality of switches for selectively coupling, according to the decoding of an M-bit MSB subword, the...
US-7,282,964 Circuit for detecting transitions on either of two signal lines referenced at different power supply levels
A transition detect circuit includes: a first input port referenced to a first supply voltage node and a second input port referenced to a second supply voltage...
US-7,282,905 System and method for IDDQ measurement in system on a chip (SOC) design
System and method for detecting transistor failure in large-scale integrated circuits by measuring IDDQ. A preferred embodiment comprises a switch structure for...
US-7,282,895 Active dropout optimization for current mode LDOs
A DC/DC converter has a linear voltage regulator for reducing or eliminating the output ripple of the converter with a minimum loss of efficiency. The converter...
US-7,282,767 Guardwall structures for ESD protection
A semiconductor circuit for protecting an I/O pad against ESD events comprising a pMOS transistor (510) in a first n-well (511) having its source connected to...
US-7,282,436 Plasma treatment for silicon-based dielectrics
An embodiment of the invention is a method of manufacturing a semiconductor wafer. The method includes depositing spin-on-glass material over the semiconductor...
US-7,282,393 Microelectromechanical device packages with integral heaters
A microelectromechanical device package with integral a heater and a method for packaging the microelectromechanical device are disclosed in this invention. The...
US-7,281,223 System and method for modeling an integrated circuit system
The teachings of the present invention provide a method for modeling an integrated circuit system including a microchip, an integrated circuit package, and a...
US-7,281,183 Data retaining boundary scan cell
Scan testing of plural target electrical circuits, such as circuits 1 through N, becomes accelerated by using the scan test response data output from one...
US-7,281,009 VLSI architecture and implementation for single cycle insertion of multiple records into a priority sorted list
A data processing apparatus simultaneously sorts n input data words into a sorted list of m list entries. The apparatus includes a pre-sorting network sorting...
US-7,280,622 Low-complexity hierarchical decoding for communications systems using multidimensional QAM signaling
A reduced search space minimum distance decoding method provides average probability of error performance close to optimal MAP decoding. The decoding algorithm...
US-7,280,585 Parallel interference cancellation device for multi-user CDMA systems
This invention provide parallel interference cancellation for wireless communication base stations. Received user inputs symbols are spread by means of...
US-7,280,330 ESD protection for RF power amplifier circuits
An electrostatic discharge (ESD) device for protecting a power amplifier circuit is disclosed. The ESD device comprises a first ESD protection circuit coupled...
US-7,280,250 Method and apparatus for rendering large patterns in a small memory printer
A method of performing a pattern fill operation of a pattern into a clipping region divides dividing the pattern into a plurality of bands. For each band the...
US-7,280,126 Methods and apparatus for converting an orthogonal pixel format to a diamond pixel format
Apparatus for converting orthogonal data to a format suitable for displaying the image on a diamond-shaped pixel array. A stream of digital data formatted for...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.