Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,259,687 System and method for distributing module phase information
A multi-module DC-DC converter provides synchronization between modules based on identification of a module within a chain. A resistor network can be used for...
US-7,259,624 Low noise AC coupled amplifier with low band-pass corner and low power
A low noise AC coupled amplifier having transistors sharing bias currents, and having a low band-pass corner frequency and consuming low power. The amplifier may...
US-7,259,617 Apparatus and method for effecting signal chopping in an amplifier device
An apparatus for effecting signal chopping in an amplifier device having an amplifier section, a modulation section, a ramp generating section and a clock...
US-7,259,609 Clamping circuit
A clamping circuit containing a transistor and a current amplifier. The transistor is designed to turn on when the voltage at a node exceeds (falls below) a...
US-7,259,603 Switch mode power converter
A switch mode power converter is provided which includes a switching cell with a supply input, an output and a control input. A summing comparator has first and...
US-7,259,549 Shield for tester load board
The invention provides tester load board shields for attachment to tester load boards. The shields of the invention protect from physical damage and...
US-7,259,043 Circular test pads on scribe street area
A semiconductor wafer design and process having test pads (36) reducing cracks generated during the wafer saw process from extending into and damaging adjacent...
US-7,257,749 Probeless testing of pad buffers on wafer
The peripheral circuitry (350, 360, ESD, BH) of an integrated circuit die on a wafer is tested without physically contacting the bond pads of the die.
US-7,257,176 Method of frequency and phase offset estimation using least square method in a burst receiver
A method provides frequency and phase offset estimation in a SCDMA burst receiver (such as a DOCSIS 2.0 SCDMA burst receiver) by application of the known Least...
US-7,257,170 Channel norm-based ordering and whitened decoding for MIMO communication systems
A channel norm-based ordering and whitened decoding technique (lower complexity iterative decoder) for MIMO communication systems performs approximately the same...
US-7,257,151 (Updated) preamble for FDMA
A wireless device (10, 12) is provided that distinguishes between multiple piconets. The wireless device (10, 12) includes a preamble component (160, 162, 164,...
US-7,257,130 Asymmetric companion codecs
A system and method for using asymmetric companion codecs to establish and maintain a communication. A communication system endpoint replaces instances of a...
US-7,257,112 Receiver directed power management for WLAN receiver
A method of conserving power in a WLAN receiver is provided wherein processing tasks that need only to be operated for a brief period of time during the...
US-7,257,095 Power saving via physical layer address filtering in WLANs
A system and method is described for saving power in a wireless network, using a physical layer address filtering protocol based on a partial address subset of...
US-7,257,094 Jointly controlling transmission rate and power in a communications system
The present invention jointly controls rate and power in a fashion that enables control of the two variables in one dimension. In some embodiments, this is done...
US-7,256,660 CMOS LC-tank oscillator
A CMOS LC-tank oscillator includes a pair of symmetric inductors and a differential pair of transistors. The inductors have a first one of their terminals...
US-7,256,601 First and second scan distributors, collectors, controllers, and multiplexers
An integrated circuit (70) having parallel scan paths (824-842, 924-942) includes a pair or pairs of scan distributor (800,900) and scan collector (844,944)...
US-7,256,597 Device design-for-test and burn-in-board with minimal external components and increased testing capacity
The invention includes a design for device design-for-test and a burn-in-board that reduce the number of external components per device on the board. Inputs to...
US-7,256,482 Integrated circuit chip packaging assembly
An integrated circuit chip packaging assembly having a first and second package side. An integrated circuit chip has a substrate side and an active circuit side....
US-7,256,481 Leadframes for improved moisture reliability and enhanced solderability of semiconductor devices
A semiconductor device has a leadframe with a structure made of a base metal (105), wherein the structure consists of a chip mount pad (302) and a plurality of...
US-7,256,460 Body-biased pMOS protection against electrostatic discharge
A protection circuit for protecting an integrated circuit pad 201 against an ESD pulse, which comprises a discharge circuit having an elongated MOS transistor...
US-7,256,121 Contact resistance reduction by new barrier stack process
The present invention provides a method for forming an interconnect on a semiconductor substrate 100. The method includes forming an opening 230 over an inner...
US-7,256,117 Method for evaluating and modifying solder attach design for integrated circuit packaging assembly
A method of reducing a likelihood that a die pad will be delaminated from a die in an integrated circuit die package for a structure design during an attachment...
US-7,255,259 Operator-serviceable wire feed sensor guide for use in semiconductor package fabrication
A wire feed sensor guide, used in fabrication of semiconductor packages, guides a wire W from a wire source to a wire bonding location. The wire feed sensor...
US-7,254,755 On-chip receiver sensitivity test mechanism
An on-chip receiver sensitivity test mechanism for use in an integrated RF transmitter wherein the transmitter and the receiver share the same oscillator. The...
US-7,254,704 Tracing through reset
A method of tracing a data processor upon reset of the data processor. A data processor reset signal resets the data processor, part of trace collection hardware...
US-7,254,277 Image processing with minimization of ringing artifacts and noise
A method of reducing ringing artifacts in image data that has been filtered with a high frequency emphasis filter. For each filtered data value, a local variance...
US-7,254,192 Iterative detection in MIMO systems
Detection for a MIMO (multiple-input, multiple-output) wireless communications system with symbols iteratively detected in subsets with maximum likelihood hard...
US-7,254,131 Interconnected Ethernet and 1394 network
A network configuration (10) including a first network medium which is a 1394 network as well as a second network medium. Each of the first and second network...
US-7,253,941 Hinge design for enhanced optical performance for a micro-mirror device
An apparatus for use with a digital micro-mirror includes a hinge disposed outwardly from a substrate. The hinge is capable of at least partially supporting a...
US-7,253,675 Bootstrapping circuit capable of sampling inputs beyond supply voltage
The bootstrapping circuit capable of sampling inputs beyond supply voltage includes: a bootstrapped switch MN20 coupled between an input node and an output node;...
US-7,253,594 Reducing power/area requirements to support sleep mode operation when regulators are turned off
A single sleep mode controller which ensures that there is at least a corresponding minimum voltage level across capacitors when the corresponding regulators are...
US-7,253,124 Process for defect reduction in electrochemical plating
A pre-ECD surface treatment. After forming the barrier material (110) and seed layer (112), the surface of the seed layer (112) is treated with an H.sub.2 plasma...
US-7,253,086 Recessed drain extensions in transistor device
A method of forming an integrated circuit transistor (50). The method provides a first semiconductor region (52) and forms (110) a gate structure (54.sub.x) in a...
US-7,253,072 Implant optimization scheme
The present invention provides a method for implanting ions in a substrate and a method for manufacturing an integrated circuit. The method for implanting ions...
US-7,253,054 One time programmable EPROM for advanced CMOS technology
A one time programmable (OTP) electrically programmable read only memory (EPROM) transistor (100) having an increased breakdown voltage (BVdss) is disclosed. The...
US-7,253,049 Method for fabricating dual work function metal gates
A method for making PMOS and NMOS transistors 60, 70 on a semiconductor substrate 20 that includes having a gate protection layer 210 over the gate electrode...
US-7,253,043 Short channel semiconductor device fabrication
The formation of one or more accumulation mode multi gate transistor devices is disclosed. The devices are formed so that short channel effects are mitigated. In...
US-7,252,773 Clean for high density capacitors
One aspect of the invention relates to a method of cleaning high density capacitors. According to the method, the capacitors are cleaned with a plasma that...
US-7,252,395 MEMS device deflection stop
A micromirror array fabricated on a semiconductor substrate. The array is comprised of three operating layers. An addressing layer is fabricated on the...
US-7,252,391 Method of producing an image
A method of producing an image comprising impinging a beam of light on first region of a dynamic filter. The dynamic filter comprising at least two regions...
US-7,251,091 Current-sense bias circuit for a magnetoresistive head and method of sensing a current therethrough
The present invention provides a current-sense bias circuit for use with a magnetoresistive head. In one embodiment, the current-sense bias circuit includes a...
US-7,250,705 Resonant oscillating device actuator structure
A torsional hinged resonant device having an improved anchor support for providing inertia drive. The area by the anchors connecting the torsional hinges to the...
US-7,250,372 Method for BARC over-etch time adjust with real-time process feedback
A method for determining the anti-reflective coating (or bottom anti-reflective coating) over-etch time adjust with real-time process feedback is presented. The...
US-7,250,349 Method for forming ferroelectric memory capacitor
A ferroelectric memory capacitor is formed by forming a barrier layer, a first metal layer, a ferroelectric layer, a second metal layer, and a hard mask layer,...
US-7,250,334 Metal insulator metal (MIM) capacitor fabrication with sidewall spacers and aluminum cap (ALCAP) top electrode
A method (10) of forming a MIM (metal insulator metal) capacitor is disclosed whereby adverse affects associated with copper diffusion are mitigated even as the...
US-7,248,849 Frequency domain training of prefilters for receivers
A prefilter is trained as follows. The frequency response B of a conditioned channel is determined without reference to the prefilter, and the frequency response...
US-7,248,651 Low complexity high performance decoder and method of decoding for communications systems using...
A reduced search space minimum distance decoding algorithm provides average probability of error performance close to that of optimal MAP decoding. The decoding...
US-7,248,105 Method and circuit for input offset correction in an amplifier circuit
A method and circuit for eliminating input voltage offset in an amplifier circuit are provided. An exemplary offset correction circuit is configured with DC...
US-7,247,535 Source/drain extensions having highly activated and extremely abrupt junctions
A method for making a transistor within a semiconductor wafer. The method may include etching a recess at source/drain extension locations 90 and depositing SiGe...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.