Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,227,404 Method for preventing regulated supply undershoot in state retained latches of a leakage controlled system...
A system and method are implemented for preventing regulated supply undershoot in state retained latches of a leakage controlled system, using a voltage source...
US-7,227,241 Integrated stacked capacitor and method of fabricating same
An integrated stacked capacitor comprises a first capacitor film (46) of polycrystalline silicide (poly), a second capacitor film (48) and a first dielectric...
US-7,227,201 CMOS device having different amounts of nitrogen in the NMOS gate dielectric layers and PMOS gate dielectric layers
The present invention provides a complementary metal oxide semiconductor (CMOS) device, a method of manufacture therefor, and an integrated circuit including the...
US-7,226,835 Versatile system for optimizing current gain in bipolar transistor structures
Disclosed are apparatus and methods for designing electrical contact for a bipolar emitter structure. The area of an emitter structure (106, 306, 400, 404) and...
US-7,226,834 PMD liner nitride films and fabrication methods for improved NMOS performance
Semiconductor devices (102) and fabrication methods (10) are provided, in which a nitride film (130) is formed over NMOS transistors to impart a tensile stress...
US-7,226,830 Semiconductor CMOS devices and methods with NMOS high-k dielectric formed prior to core PMOS dielectric formation
The present invention facilitates semiconductor fabrication by providing methods of fabrication that selectively form high-k dielectric layers within NMOS...
US-7,226,826 Semiconductor device having multiple work functions and method of manufacture therefor
The present invention provides a semiconductor device, a method of manufacture therefor, and a method for manufacturing an integrated circuit. The semiconductor...
US-7,226,810 MEMS device wafer-level package
A method and system in which a semiconductor wafer having a plurality of dies is inspected through a visual inspection and/or an electrical test. If certain of...
US-7,225,681 Statistical method for identifying microcracks in insulators
One embodiment of the invention is a method for evaluating a material such as low-k dielectric, by a stress-generating test tool such as a needle. The evaluation...
US-7,225,365 Apparatus and method for identification of a new secondary code start point following a return from a secondary...
When a NEW SECONDARY CODE EXECUTION START POINT signal is generated in a target processor during a test procedure after the return from an interrupt service...
US-7,225,306 Efficient address generation for Forney's modular periodic interleavers
An efficient way to generate the address sequence for the RAM implementation of Forney's (P, D, m) interleavers requires only A+1+2P memory locations, which is...
US-7,224,704 Wireless network scheduling data frames including physical layer configuration
A wireless network is disclosed in which individual wireless stations can be configured to implement any of a plurality of physical configurations including...
US-7,224,679 Dynamic update of quality of service (Qos) parameter set
The present invention provides a system, method, and apparatus for providing improved quality of service in a wireless local area network transmission system,...
US-7,224,666 Estimating frequency offsets using pilot tones in an OFDM system
A method for estimating carrier frequency offset (CFO) and sampling frequency offset (SFO) in an Orthogonal Frequency Division Multiplexing (OFDM) system having...
US-7,224,202 Self-biased high voltage level shifter
A high voltage level shifter having a cost effective design that saves chip architecture and power. The high voltage level-shifter includes a resistor connected...
US-7,224,153 Apparatus and method to compensate for effects of load capacitance on power regulator
A power regulator has an output for regulated power that is connected to supply power to a load. The load can have various electrical characteristics, including...
US-7,224,140 Method of stall detection for stepper motor system
This invention detects a stall in a stepper motor by determining a motor winding current for each stepper pulse and determining if the winding current of a...
US-7,224,085 Single inductor dual output buck converter
A single-inductor dual-output buck converter facilitates power conversion by converting a single DC power source/supply into two separate DC outputs, each of...
US-7,224,071 System and method to increase die stand-off height
In accordance with the present invention, a system and method to increase die stand-off height in a flip chip are provided. The system includes a plurality of...
US-7,222,070 Hybrid speech coding and system
Linear predictive speech coding system with classification of frames and a hybrid coder using both waveform coding and parametric coding for different classes of...
US-7,221,754 Switchable hybrid design for asymmetric digital subscriber line
A method is provided for accomplishing asymmetric digital subscriber loop classification and the design of passive hybrid networks for each of the classes. The...
US-7,221,498 Methods and apparatus for selectively updating memory cell arrays
Methods and apparatus for selectively updating memory cells of a memory cell array are provided. The memory cells of each row of the memory cell array are...
US-7,221,300 Digital-to-analog converter data rate reduction by interleaving and recombination through mixer switching
A system and method implement very high data rate baseband DACs suitable for wireless applications related to new standards (e.g. Ultra-Wide Band) using CMOS...
US-7,221,190 Differential comparator with extended common mode voltage range
A system and method is provided for extending the range of a common mode voltage of a differential comparator. In one embodiment, a differential comparator...
US-7,221,055 System and method for die attach using a backside heat spreader
According to one embodiment of the invention, a method of die attach includes providing a chip, forming a heat conductive metal layer outwardly from a backside...
US-7,220,606 Integrated circuit identification
A method for marking a semiconductor wafer 302 includes the steps of: providing a reticle 300 including liquid crystal pixels; positioning the semiconductor...
US-7,220,600 Ferroelectric capacitor stack etch cleaning methods
Methods (100) are provided for fabricating a ferroelectric capacitor structure including methods (128) for etching and cleaning patterned ferroelectric capacitor...
US-7,219,333 Maintaining coherent synchronization between data streams on detection of overflow
Trace data streams are generated for tracing target processor activity. Various trace data streams are synchronized using markers called sync points. The sync...
US-7,219,284 Decode logic selecting IC scan path parts
Scan architectures are commonly used to test digital circuitry in integrated circuits. The present invention describes a method of adapting conventional scan...
US-7,219,283 IC with TAP, STP and lock out controlled output buffer
Connection circuitry provides for TAP and internal scan test ports to be merged so they both can co-exist and operate from the same set of IC pins and/or core...
US-7,218,904 Removing close-in interferers through a feedback loop
System and method for elimination of close-in interferers through feedback. A preferred embodiment comprises an interferer predictor (for example, interferer...
US-7,218,894 Interferer detection and channel estimation for wireless communications networks
System and method for improving performance of digital wireless communications systems in the presence of interferers. A preferred embodiment comprises...
US-7,218,693 Method and apparatus for channel estimation in a packet based transmission system having reduced complexity
A method and apparatus for deriving the channel estimation within a packet based transmission system having a predetermined number of tones (N), wherein each...
US-7,218,692 Multi-path interference cancellation for transmit diversity
The present invention provides an apparatus, system and method for removal of interference due to multi-path for multiple transmit antennas (hereinafter referred...
US-7,218,680 Retransmission techniques for enhanced performance in fading wireless communication channels
A desired bit sequence (x) can be communicated over a wireless communication link (15) by including the desired bit sequence in each of a plurality of...
US-7,218,669 Wireless communication system operating in response in part to time signals from the global position satellite...
A wireless communication system (10). The system comprises a transceiver (20), and the transceiver comprises a code counter (LCSTC 22c) and a clock oscillator...
US-7,218,604 Orthogonal frequency division multiplexing system with differing control parameters corresponding to different...
A wireless transmitter (TX.sub.1). The transmitter comprises circuitry for providing a plurality of control (CONTROL) bits and circuitry for providing a...
US-7,218,439 Apparatus and method for adjusting the resonant frequency of an oscillating device
A method for increasing the resonant frequency of a torsional hinged device having a reduced attaching area between the torsional hinges and the supporting...
US-7,218,350 Image sensor with digital output and inherent pixel non-uniformity suppression
The image sensing device provides a digital output for each pixel. As charge builds up in a pixel, the pixel output increases until it reaches a reference level....
US-7,218,132 System and method for accurate negative bias temperature instability characterization
Methods and systems are provided for characterizing the negative temperature bias instability of a transistor. A bias voltage is maintained at a drain terminal...
US-7,218,029 Adjustable compensation of a piezo drive amplifier depending on mode and number of elements driven
An integrated circuit (42) provides drive signals to a piezo element (48) of a milli-actuator device (20) in a mass data storage device (10). The integrated...
US-7,217,656 Structure and method for bond pads of copper-metallized integrated circuits
A metal structure for a contact pad of a wafer or substrate (101), which have copper interconnecting traces (102) surrounded by a barrier metal layer (103). The...
US-7,217,626 Transistor fabrication methods using dual sidewall spacers
Methods (50) are presented for transistor fabrication, in which first and second sidewall spacers (120a, 120b) are formed laterally outward from a gate structure...
US-7,217,322 Method of fabricating an epitaxial silicon-germanium layer and an integrated semiconductor device comprising an...
A method of fabricating an epitaxial silicon-germanium layer for an integrated semiconductor device comprises the step of depositing an arsenic in-situ doped...
US-7,216,990 Integrated lamp and aperture alignment method and system
According to one embodiment a method for aligning a light source includes providing a lamp and a lamp interface. The lamp interface has an alignment aperture...
US-7,216,794 Bond capillary design for ribbon wire bonding
A device (100) and method (200) for bonding a ribbon wire (104) to a workpiece (106) comprising feeding the ribbon wire through a passageway (116) of an...
US-7,216,310 Design method and system for optimum performance in integrated circuits that use power management
The present invention provides a method (100) of designing a circuit. The method comprises specifying (105) a design parameter for memory transistors and logic...
US-7,216,272 Method for reducing SRAM test time by applying power-up state knowledge
Methods (400, 500, and 600) are disclosed for testing a memory device by tailoring an algorithm (460) used in the testing based on the preferred or intrinsic...
US-7,216,247 Methods and systems to reduce data skew in FIFOs
The disclosed invention provides methods and systems for writing and reading data in systems using multiple FIFO buffer elements. For each buffer element, a...
US-7,215,888 System and method of implementing variable loop gain in an optical wireless link based on distance
A system and method of varying the control loop gain of an optical wireless communication link between a transmitting station and a receiving station as an...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.