Easy To Use Patents Search & Patent Lawyer Directory
At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Searching: texas instruments
Search by keyword, patent number, inventor, assignee, city or state:
| Patent # | Description |
|---|---|
| US-7,425,512 |
Method for etching a substrate and a device formed using the method The present invention provides a method for etching a substrate, a method for forming an integrated circuit, an integrated circuit formed using the method, and... |
| US-7,425,502 |
Minimizing resist poisoning in the manufacture of semiconductor devices The present invention provides a method for manufacturing an interconnect and a method for manufacturing an integrated circuit including the interconnect. The... |
| US-7,424,699 |
Modifying sub-resolution assist features according to rule-based and
model-based techniques Modifying sub-resolution assist features includes receiving a mask pattern for a photolithographic mask. The mask pattern includes main features, and the... |
| US-7,424,654 |
Method and apparatus for performing multi-site integrated circuit device
testing Disclosed herein is an improved method and apparatus for simultaneously performing tests on several devices at the same time. An aspect of one embodiment of the... |
| US-7,423,799 |
Method for adjusting the resonant frequency of an oscillating device A method for increasing the resonant frequency of a torsional hinged device having a reduced attaching area between the torsional hinges and the supporting... |
| US-7,423,729 |
Method of monitoring the light integrator of a photolithography system A method of monitoring a light integrator of a photolithography system, wherein the photolithography system comprises a light source for illuminating different... |
| US-7,423,566 |
Sigma-delta modulator using a passive filter A sigma-delta modulator includes a discrete time circuit that receives a digital feedback signal and an input signal, where the input signal includes information... |
| US-7,423,565 |
Apparatus and method for comparison of a plurality of analog signals with
selected signals In response to a selected analog applied to the input terminal of an analog-to-digital converter, the digitized output signal is stored in a buffer/register. In... |
| US-7,423,475 |
Providing optimal supply voltage to integrated circuits A characteristic is measured on multiple portions of an integrated circuit, and the supply voltage adjusted based on the measurements. In an embodiment, the... |
| US-7,423,469 |
Triangulating phase interpolator There is provided a clock phase interpolator comprising a pair of output nodes, at least three complementary clock signal inputs, an equal plurality of current... |
| US-7,423,442 |
System and method for early qualification of semiconductor devices According to one embodiment of the invention, a method for early qualification of semiconductor device includes performing initial testing on a semiconductor... |
| US-7,423,410 |
Battery protecting circuit This invention provides a battery protecting circuit where even if the battery voltage falls nearly to zero volts due to overdischarge or the like while an NMOS... |
| US-7,423,344 |
Bi-layer etch stop process for defect reduction and via stress migration
improvement A method of forming a film stack in an integrated circuit, said method comprising depositing a layer of silicon carbide adjacent a first layer of dielectric... |
| US-7,423,326 |
Integrated circuits with composite gate dielectric CMOS gate dielectric made of high-k metal silicates by passivating a silicon surface with nitrogen compounds prior to high-k dielectric deposition. Optionally, a... |
| US-7,422,972 |
On chip heating for electrical trimming of polysilicon and
polysilicon-silicon-germanium resistors and... An integrated circuit programmable structure (60) is formed for use a trim resistor and/or a programmable fuse. The programmable structure comprises placing... |
| US-7,422,969 |
Multi-step process for patterning a metal gate electrode The present invention provides a method for patterning a metal gate electrode and a method for manufacturing an integrated circuit including the same. The method... |
| US-7,422,968 |
Method for manufacturing a semiconductor device having silicided regions The present invention provides a method for manufacturing a semiconductor device, and a method for manufacturing an integrated circuit including the... |
| US-7,422,967 |
Method for manufacturing a semiconductor device containing metal silicide
regions The present invention provides a method for manufacturing a semiconductor device. In one embodiment of the present invention, without limitation, the method for... |
| US-7,422,920 |
Method and forming a micromirror array device with a small pitch size A spatial light modulator is disclosed, along with a method for making such a modulator that comprises an array of micromirror devices. The center-to-center... |
| US-7,421,634 |
Sequential scan based techniques to test interface between modules
designed to operate at different frequencies According to an aspect of present invention, modules designed to operate with different frequency in functional (normal) mode are tested using a sequential scan... |
| US-7,421,633 |
Controller receiving combined TMS/TDI and suppyling separate TMS and TDI An optimized JTAG interface is used to access JTAG Tap Domains within an integrated circuit. The interface requires fewer pins than the conventional JTAG... |
| US-7,421,018 |
System and method for selecting precursor equalizer coefficients and
serializer deserializer incorporating the same In one aspect, the present invention provides a system and method for selecting precursor equalizer coefficients and a serializer deserializer (SERDES)... |
| US-7,420,967 |
Method and system for data transfer The objective of the invention is to provide a type of data transfer system for generating plural timing signals, etc. for any device. Data transfer system A... |
| US-7,420,493 |
Extended range delta-sigma modulator and delta-sigma power converter Devices, systems, and methods for providing delta-sigma modulation in conjunction with analog-to-digital or digital-to-analog signal conversion are disclosed.... |
| US-7,420,490 |
Pre-charge systems and methods for ADC input sampling The invention provides methods and systems useful for quickly and accurately sampling a switched capacitive load. Systems are disclosed in which the methods are... |
| US-7,420,427 |
Phase-locked loop with a digital calibration loop and an analog
calibration loop A phase-locked loop (PLL) architecture (100) is provided that includes a voltage-controlled oscillator (VCO) (116). The PLL architecture (100) also includes a... |
| US-7,420,357 |
Hysteretic DC/DC converter A hysteretic DC/DC converter is proposed that operates at a high switching frequency without producing undesired pulse bursts at the output. The converter has a... |
| US-7,419,609 |
Method for quantifying over-etch of a conductive feature The invention provides a method for quantifying over-etch of a conductive feature. In one embodiment, this method includes forming a conductive feature over a... |
| US-7,418,643 |
Integrated circuit having electrically isolatable test circuitry Special test circuitry in an IC for wafer level testing selectively connects the specialized test circuitry to the functional circuitry during wafer test.... |
| US-7,418,528 |
Multimode, multiline data transfer system and method of operating the same Multimode, multiline data transfer systems and methods of operating the same. In one embodiment, one system includes: (1) a bus interface for a bus, the bus... |
| US-7,418,030 |
Flexible initialization method for DSL communication systems A communication system 10 initialized using an iterative training portion is disclosed. The communication system 10 comprises a first transceiver 12 operable to... |
| US-7,417,945 |
Transmitter and receiver for use with an orthogonal frequency division
multiplexing system The present invention discloses a transmitter and receiver for use with an orthogonal frequency division multiplexing (OFDM) communications system. In one... |
| US-7,417,929 |
Optical disk data processing device and data recording/reproduction device
having interruption and restart of... The objective of this invention is to provide a type of data processing device and a type of data recording/reproduction device that can restart data write... |
| US-7,417,779 |
Single piece torsional hinged device with central spines and perimeter
ridges to reduce flexing A torsional hinged device having an optical surface, such as a mirror or refractive surface, formed from a single piece of silicon with reduced flexing. In... |
| US-7,417,609 |
Prevention of charge accumulation in micromirror devices through bias
inversion Methods and apparatus are provided for preventing charge accumulation in microelectromechanical systems, especially in micromirror array devices having a... |
| US-7,417,574 |
Efficient amplifier sharing in a multi-stage analog to digital converter An analog to digital converter (ADC) containing an operational amplifier having a first pair of input terminals and a second pair of input terminals, wherein the... |
| US-7,417,567 |
High speed data recording with input duty cycle distortion Data from both a positive edge sample and negative edge sample are used to determine a data bit. The primary and secondary clocks capture two copies of the data.... |
| US-7,417,450 |
Testing combinational logic die with bidirectional TDI-TMS/TDO chanel
circuit Testing of die on wafer is achieved by; (1) providing a tester with the capability of externally communicating JTAG test signals using simultaneously... |
| US-7,417,270 |
Distributed high voltage JFET A Junction Field Effect Transistor (JFET) can be fabricated with a well region that include a channel region having an average dopant concentration substantially... |
| US-7,416,951 |
Thin film resistors integrated at two different metal interconnect levels
of single die An integrated circuit includes a first thin film resistor on a first dielectric layer. A first layer of interconnect conductors on the first dielectric layer... |
| US-7,416,949 |
Fabrication of transistors with a fully silicided gate electrode and
channel strain Manufacturing a semiconductor device by forming first and second gates including patterning a silicon-containing layer on a substrate. Etched simultaneously the... |
| US-7,415,378 |
Methods for analyzing critical defects in analog integrated circuits The present invention provides a method for analyzing critical defects in analog integrated circuits. The method for analyzing critical defects, among other... |
| US-7,415,279 |
Collaborative mechanism of enhanced coexistence of collocated wireless
networks A digital device 310 with a plurality of collocated wireless networks encounters inter-network interference if the collocated wireless networks operate in a... |
| US-7,415,087 |
Circuits with state circuitry having cross connected control inputs Data is communicated through two separate circuits or circuit groups, each having clock and mode inputs, by sequentially reversing the role of the clock and mode... |
| US-7,414,503 |
Torsional hinged device with improved coupling between a magnet mounted to
said device and an electrical coil A pivoting device such as a MEMS mirror provides improved coupling between a permanent magnet on the device and an adjacent electrical coil that may provide a... |
| US-7,414,471 |
Common-mode technique for a digital I/P class D loop A closed loop amplifier adapted to be directly connected to a battery having a battery voltage for powering the amplifier. The amplifier includes an amplifier... |
| US-7,414,296 |
Method of manufacturing a metal-insulator-metal capacitor The present invention provides method of manufacturing a metal-insulator-metal capacitor (100). A method of manufacturing includes depositing a first refractory... |
| US-7,414,287 |
System and method for making a LDMOS device with electrostatic discharge
protection A semiconductor device includes one or more LDMOS transistors and one of more SCR-LDMOS transistors. Each LDMOS transistor includes a LDMOS well of a first... |
| US-7,413,994 |
Hydrogen and oxygen based photoresist removal process The present invention provides a photoresist removal process and a method for manufacturing an interconnect using the same. One embodiment of the photoresist... |
| US-7,413,980 |
Semiconductor device with improved contact fuse One aspect of the invention provides an integrated circuit (IC). The IC comprises transistors and contact fuses. The contact fuses each comprise a conducting... |
File A Patent Application
- Protect your idea -- Don't let someone else file first. Learn more.
- 3 Easy Steps -- Complete Form, application Review, and File. See our process.
- Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.