At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Method and apparatus for forming transient response characteristics
Transient response generating circuit A has a first circuit 3 that generates transient response OUT1 in a first polarity direction, a second circuit 4 that...
Programmable gain amplifier and method
One embodiment of the present invention may include a programmable gain amplifier comprising an input multiplexer operative to sequentially select input signals...
Integrated circuit having a low power, gain-enhanced, low noise amplifying
An amplifying circuit includes an n-type transistor having a source, a gate coupled to a first bias voltage, and a drain coupled to a first supply voltage...
Threshold voltage extraction for producing a ramp signal with reduced
A system for providing a threshold voltage (V.sub.T) includes a V.sub.T extractor that extracts the V.sub.T for a MOS transistor relative to a first voltage...
Selectively encased surface metal structures in a semiconductor device
The present invention provides, in one embodiment, An integrated circuit device (100). The integrated circuit device (100) comprises a circuit feature (105)...
Methods for forming single damascene via or trench cavities and for
forming dual damascene via cavities
Methods are disclosed for forming trench or via cavities in a single damascene interconnect structure, comprising etching a dielectric layer to form a cavity...
Compliant wirebond pedestal
A wire bonder (900) with a rigid pedestal (902) having resilient inserts (920). A package (904) placed on the pedestal (902) contains an electrical device (906)....
Method to produce thin film resistor using dry etch
A method of fabricating a thin film resistor (100). The resistor material (104), e.g., NiCr, is deposited. A hard mask material (106), e.g., TiW, may be...
Testing of modules operating with different characteristics of control
signals using scan based techniques
Testing of modules (such as Intellectual property (IP) cores) in integrated circuits (such as system on a chip units (SOCs)) in situations when different modules...
IEEE 1149.1 tap instruction scan with augmented TLM scan mode
An architecture for testing a plurality of circuits on an integrated circuit is described. The architecture includes a TAP Linking Module located between test...
Electric energy meter for an AC mains supply
An energy consumption meter having a variable phase error compensator. While the variable phase error compensator may provide fixed phase error compensation for...
X-ray confocal defect detection systems and methods
An x-ray confocal defect detection system comprises an x-ray source, a confocal component, and defect detectors and operates on a target portion of a...
Electrostatic discharge protection device including precharge reduction
ESD protection circuitry for a signal power supply pad (801) comprising a discharge circuit (802) operable to discharge the ESD pulse to ground, and a precharge...
Color rendering of illumination light in display systems
A method and a color rendering filter for compensating for deficiency in illumination light from a light source in display systems are provided. The color...
System for suppressing aliasing interferers in decimating and sub-sampling
A novel and useful method and apparatus for suppressing aliasing interferers in decimating and sub-sampling discrete time systems. The present invention is...
Level shift circuit
The circuit is to provide a type of level shift circuit that operates correctly even when the input timings of voltages from multiple power sources are...
System and method for accurate negative bias temperature instability
Methods and systems are provided for characterizing the negative temperature bias instability of a transistor. A bias voltage is maintained at a drain terminal...
System with meshed power and signal buses on cell array
A method and apparatus for providing a meshed power and signal bus system on an array type integrated circuit that minimizes the size of the circuit. In a...
Nickel silicide including indium and a method of manufacture therefor
The present invention provides a semiconductor device, a method of manufacture therefore and a method for manufacturing an integrated circuit including the same....
Method to strain NMOS devices while mitigating dopant diffusion for PMOS
using a capped poly layer
The present invention facilitates semiconductor fabrication by providing methods of fabrication that apply tensile strain to channel regions of devices while...
Error bit method and circuitry for oscillation-based characterization
A method for evaluating an output of a sequential circuit 2 by storing a series of output pulses from the sequential circuit 2 and determining whether the output...
Apparatus and method for trace stream identification of a pipeline
flattener primary code flush following...
When a PROGRAM CODE FLUSH signal is generated in a target processor during a test procedure, a sync marker is generated in a program counter trace stream. The...
Phase, frequency and gain characterization and mitigation in SCDMA burst
receiver using multi-pass processing
A method and apparatus provide phase, frequency and gain characterization and mitigation in a synchronized code division multiple access (SCDMA) burst receiver...
Adaptive adjustment of backoff times in wireless network communications
A wireless network, including a plurality of network elements such as a wireless access point (9), and computer stations (2, 4, 6), is disclosed. The wireless...
Reducing variation in reference voltage when the load varies dynamically
Providing a substantially constant reference voltage to a component from a reference buffer connected by a path. The load that would be offered to the reference...
Trace receiver data compression
A method repacks variable width trace data into a different packet length previous to being stored into memory. In order to conserve bandwidth, the trace data...
Class-AB amplifier for dual voltage supplies
An amplifier providing a drive signal indicative of a data input signal to a capacitive and/or resistive type load, the amplifier having a first transistor...
Input current leakage correction for multi-channel LVDS front multiplexed
A high-speed front-multiplexed multi-channel LVDS-compatible repeater circuit that limits input leakage current levels in the event one or more input voltages of...
Integrated circuit metal silicide method
Fluorine containing regions (70) are formed in the source and drain regions (60) of the MOS transistor. A metal layer (90) is formed over the fluorine containing...
Metal-halogen physical vapor deposition for semiconductor device defect
The present invention provides a method of manufacturing a metal silicide electrode (100) for a semiconductor device (110). The method comprises depositing by...
Thin film resistor head structure and method for reducing head resistivity
A method of making integrated circuit thin film resistor includes forming a first dielectric layer (18B) over a substrate and providing a structure to reduce...
Drain extended MOS transistor with improved breakdown robustness
A drain-extended metal-oxide-semiconductor transistor (40) with improved robustness in breakdown characteristics is disclosed. Field oxide isolation structures...
Interface improvement by stress application during oxide growth through
use of backside films
The present invention provides, in one aspect, a method of fabricating a gate oxide layer on a microelectronics substrate. This embodiment comprises forming a...
Pitch multiplication process
A method for multiplying the pitch of a semiconductor device is disclosed. The method includes forming a patterned mask layer on a first layer, where the...
Methods of fabricating high voltage devices
Methods of fabrication and devices include field plates formed during capacitor formation. Isolation structures are formed in a semiconductor substrate. Well...
Transistor device containing carbon doped silicon in a recess next to MDD
to create strain in channel
A method (100) of forming a transistor includes forming a gate structure (106, 108) over a semiconductor body and forming recesses (112) substantially aligned to...
Method for varying the uniformity of a dopant as it is placed in a
substrate by varying the speed of the...
The present invention provides a method for placing a dopant in a substrate and a method for manufacturing an integrated circuit. The method for placing a dopant...
Prism for high contrast projection
Prism elements having TIR surfaces placed in close proximity to the active area of a SLM device to separate unwanted off-state and/or flat-state light from the...
Exporting on-chip data processor trace information with variable
proportions of control and data
Emulation information including emulation control information and emulation data is exported from a data processor by arranging the emulation information into...
High-speed, low power preamplifier write driver
A write driver circuit (38) uses a matching resistors (R0, R1) to match the impedance of the head (32) disposed between output nodes (OUTP, OUTN). Control...
Fast-convergence two-stage automatic gain control (AGC)
Disclosed are methods and systems for automatic gain control (AGC) in circuits. The disclosed methods and systems provide accurate and rapidly converging...
Circuit for high-resolution phase detection in a digital RF processor
A novel time-to-digital converter (TDC) used as a phase/frequency detector and charge pump replacement in an all-digital PLL within a digital radio processor....
Method and circuit for reduced setting time in an amplifier
An improved method and circuit for reduced settling time in an amplifier are provided. The amplifier comprises a composite amplifier circuit including a first...
Low power bus-hold circuit
A low power bus hold circuit includes: a first inverter having an input coupled to a bus hold input node; and a second inverter having a first input coupled to a...
Power line communication using power factor correction circuits
A PFC circuit modulating a power line using pulse width modulation (PWM) to drive a power MOSFET and series inductor across the power line. Since many modern...
Method for voltage feedback for current mode linear motor driver
Methods and systems for driving a motor are disclosed. A center tap voltage and a desired center tap voltage are used to generate a voltage feedback. A power...
Generating an abbreviated netlist including pseudopin inputs and output
A method generates test vectors for a customer designed integrated circuit having an embedded vendor circuit. The embedded vendor circuit has a proprietary...
Overflow protected first-in first-out architecture
An electronic device (10). The device comprises an input (16.sub.I) for receiving successive data words, wherein each data word of the successive data words...
Memory management of local variables
A processor preferably comprises a processing core that generates memory addresses to access a main memory and on which a plurality of methods operate. Each...
Automated test of receiver sensitivity and receiver jitter tolerance of an
An automated test system (20) for testing a high-speed communications integrated circuit (10), such as a serializer/deserializer, is disclosed. The system (20)...