At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Memory management of local variables
A processor preferably comprises a processing core that generates memory addresses to access a main memory and on which a plurality of methods operate. Each...
Automated test of receiver sensitivity and receiver jitter tolerance of an
An automated test system (20) for testing a high-speed communications integrated circuit (10), such as a serializer/deserializer, is disclosed. The system (20)...
Optical wireless link
An optical, line-of-sight modem. The modem includes a micro-mirror assembly including a micro-mirror and including an actuator for providing rotational movement...
Compact DMD-based optical module
An optical module having an integral optical waveguide with waveguide ports at each end. The optical waveguide receives an input light beam through a first...
Image and video coding with redundant run-length-level-last codewords
A method of run-length encoding for known block size, such as image/video compression with block transform, such as DCT, with end of block indication suppressed...
Transcoders and methods
Transcoding as from MPEG-2 SDTV to MPEG-4 CIF reuses motion vectors and downsamples in the frequency (DCT) domain with differing treatments of frame-DCT and...
Bandwidth efficient conferencing system with distributed processing
A distributed intelligence conferencing system is disclosed, having a plurality of conferencing nodes to connect groups of participants to a conference. Each of...
Efficient under color removal
A method of performing color space conversion and under color removal. Pixelated data is first resampled (102) to an efficient word size--typically 8-bits wide....
Computation of sprite position and size in JSR-184 with revised modelview matrix made with column vector lengths of original modelview matrix.
Methods and apparatus to bias the backgate of a power switch
Methods and apparatus to bias a backgate of a power switch while preventing latchup are disclosed. A disclosed method of biasing a backgate of a power switch...
Apparatus and method for handling interdevice signaling
An apparatus for handling signaling between a sending device and a receiving device includes: (a) a buffering amplifier device having at least one input locus...
High efficiency DC-to-DC synchronous buck converter
A DC-to-DC power regulator circuit, such as a synchronous buck DC-to-DC converter circuit, having improved efficiency. A power stage is provided, having an input...
Versatile system for limiting electric field degradation of semiconductor
The present invention provides a system for limiting degradation of a first semiconductor structure (304) caused by an electric field (314), generated from...
Thin film resistors integrated at a single metal interconnect level of die
An integrated circuit structure includes a first dielectric layer disposed on a semiconductor layer, a first thin film resistor disposed on the first dielectric...
Method of locating sub-resolution assist feature(s)
A method of operating a computing system to determine reticle data. The reticle data is for completing a reticle for use in projecting an image to a...
Removable and replaceable TAP domain selection circuitry
Today many instances of IEEE 1149.1 Tap domains are included in integrated circuits (ICs). While all TAP domains may be serially connected on a scan path that is...
Clock recovery system for encoded serial data with simplified logic and
The present invention facilitates clock and data recovery for serial data streams by selecting a clock phase for each input data transition and generating a...
Maintaining synchronization of multiple data channels with a common clock
Maintaining synchronization when sending/receiving multiple channels of data with a corresponding common reference clock signal. Synchronization signals (e.g.,...
Method of operating a memory at high speed using a cycle ready status
A self-clocking memory device comprises a memory array, a memory input circuit, and a memory control circuit. The memory input circuit is operable to receive an...
Memory access system providing increased throughput rates when accessing
large volumes of data by determining...
Enhancing the throughput rate of a memory access system by using store and forward buffers (SFB) in combination with a DMA engine. According to an aspect of the...
System for remediating cross contamination in semiconductor manufacturing
The present invention defines a system (100) for detecting copper contamination within a semiconductor manufacturing process. According to the present invention,...
Information storage to support wireless communication in non-exclusive
Wirelessly-linked, distributed resource control (RCS1-RCSn, RCSB, RCC, ARM) supports a wireless communication system (50) for operation in non-exclusive spectrum...
Reduction of dynamic DC offsets in a wireless receiver
A gain control system in a Direct Conversion Receiver or similar receiver, includes an automatic gain control circuit which determines whether a low noise...
Interpolation based timing recovery
The present invention provides a solution that eliminates both the voltage-controlled oscillator ("VXCO" 105) and its associated D/A converter (120) from the...
Space time block coded transmit antenna diversity for WCDMA
A circuit comprising a channel encoder circuit coupled to receive an input data sequence and produce an output data sequence. An interleaver circuit coupled to...
Methods for optimizing time variant communication channels
Methods and apparatus for optimizing wireless communications channels by employing multi-channel modulation techniques in wireless communication systems is...
Ferroelectric memory reference generator systems using staging capacitors
Reference generator systems (108, 130) and methods (200) are presented for providing bitline reference voltages for memory access operations in a ferroelectric...
Micro-mirror element with double binge
According to one embodiment of the present invention a micro-mirror element comprises a lower layer, a first middle layer, a second middle layer, and a...
Low AC impedance input stage for fast startup applications
The low AC impedance input stage circuit for fast startup applications includes: a first transistor coupled between a first input node and a first output node; a...
Reducing coupling effect on reference voltages when output buffers
implemented with low voltage transistors...
Reducing the effect of coupling on a reference voltage received at a node of an output buffer, wherein the effect of coupling is due to the transitions in the...
The object of this invention is to improve efficiency in the step-up/down mode and eliminate ringing in the output voltage when switching between the step-up...
Method and apparatus for reducing capacitive coupling between lines in an
An integrated circuit (78) includes a memory circuit (10, 110, 210, 310, 410) having a group of bitlines (21 28, 121 128, 221 228, 321 328, 421 428), and having...
Advanced CMOS using super steep retrograde wells
The present invention is a method for forming super steep doping profiles in MOS transistor structures. The method comprises forming a carbon containing layer...
Bi-layer etch stop process for defect reduction and via stress migration
A method of forming a film stack in an integrated circuit, said method comprising depositing a layer of silicon carbide adjacent a first layer of dielectric...
Metal silicide induced lateral excessive encroachment reduction by silicon
<110> channel stuffing
The present invention provides a method of manufacturing a metal silicide electrode (100) for a semiconductor device (110). The method comprises implanting small...
Methods and systems to mitigate etch stop clipping for shallow trench
The present invention facilitates semiconductor fabrication by maintaining shape and density of an etch stop layer (206) during trench fill operations. The shape...
Nitridation of STI liner oxide for modulating inverse width effects in
A method (1300) of forming a semiconductor device comprising an isolation structure is disclosed, and includes forming a trench region within a semiconductor...
Method to reduce transistor gate to source/drain overlap capacitance by
incorporation of carbon
The present invention pertains to formation of a transistor in a manner that mitigates overlap capacitances, thereby facilitating, among other things, enhanced...
Method of fabricating a combined fully-depleted silicon-on-insulator
(FD-SOI) and partially-depleted...
A method (100) of forming fully-depleted (90) and partially-depleted (92) silicon-on-insulator (SOI) devices on a single die in an integrated circuit device (2)...
Methods for depositing, releasing and packaging micro-electromechanical
devices on wafer substrates
A method for forming a MEMS device is disclosed, where a final release step is performed just prior to a wafer bonding step to protect the MEMS device from...
Plating-rinse-plating process for fabricating copper interconnects
An improved copper ECD process. After the copper seed layer (116) is formed, a first portion of copper film (118) is plated onto the surface of the seed layer...
System and method for detecting motion of an object
Systems and methods are disclosed to for detecting movement of an object. In one embodiment, a system is disclosed to detect movement of an object (e.g., a...
Integrated circuit dynamic parameter management in response to dynamic
A single integrated circuit (12). The integrated circuit comprises a first circuit (14.sub.x) having a data path, the first circuit consisting of a first number...
Reducing time to design integrated circuits including performing
The load limit on each path to avoid EM is estimated and provided as an input to various early design stages (such as placement and routing). Each (of one or...
Multiple processor cellular radio
Protocol processor intended to be associated with at least one main processor of a system with a view to the execution of tasks to which the main processor is...
Direct RF sampling for cable applications and other broadband signals
A sampling method implements direct RF sampling of the down-stream DOCSIS and Euro-DOCSIS cable plant signals present at the customer premises equipment (CPE).
System and method for optimizing the operation of an oversampled discrete
Fourier transform filter bank
A system for, and method of optimizing an operation of an oversampled filter bank and an oversampled discrete Fourier transform (DFT) filter bank designed by the...
Parameter selection in a communication system
A method is provided for automatically optimizing parameter selection in a communication system having one or more channels for transmitting and receiving...
CMTS architecture based on ethernet interface locatable in a fiber node
A communication device (116, 216, 316, 416) for a communications network having a first integrated circuit (IC) (141, 244, 344, 444) including one or more...
PFC pre-regulator frequency dithering circuit
A circuit and method of dithering the switching frequency of an off-line power factor corrected (PFC) pre-regulator. The circuitry used to dither the frequency...