At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Electrostatic discharge protection power rail clamp with feedback-enhanced
triggering and conditioning circuitry
Electrostatic discharge protection circuitry includes a timing circuit operably coupled between the high supply side and low supply side of an associated...
PMOS electrostatic discharge (ESD) protection device
A PMOS ESD protection device is disclosed in which gate and substrate coupling techniques are implemented to afford protection during positive ESD events. A...
Projection TV with improved micromirror array
In order to minimize light diffraction along the direction of switching and more particularly light diffraction into the acceptance cone of the collection...
Spatial light modulator with charge-pump pixel cell
A voltage storage cell circuit includes an access transistor and a storage capacitor, wherein the source of said access transistor is connected to a bitline, the...
A resolver arrangement that is inexpensive and yet offers high resolution and high noise rejection includes a carrier signal generator and two processing...
Relaxation oscillator based keypad decoder
The keypad interface element of this invention uses a relaxation oscillator and a digital keypad processor having a counter/timer to decode specific keys. The RC...
Fast-response current limiting
An amplifier (10'') has a first amplifier stage (14) for producing a control current (I.sub.X) in response to an input voltage. A second amplifier stage (16) has...
Amplifier switching control circuit and method for current shunt
instrumentation amplifier having extended...
An amplifier circuit includes first (7A) and second (7B) operational amplifiers connected in a generally parallel configuration, each with inputs coupled through...
High frequency balanced phase interpolator
A phase interpolation system includes an input stage that provides first and second modulated input signals having selected first and second relative phase...
Resistor integration structure and technique for noise elimination
A method of preventing contact noise in a SiCr thin film resistor includes performing in situ depositions of a SiCr layer and then a TiW layer on a substrate...
Ultra-thin sample preparation for transmission electron microscopy
In accordance with the invention, there is a method of fabricating a material for transmission electron microscopy comprising removing a first portion from a...
In a photo detection arrangement, the current through a detector 10 is sensed by a series resistor Rs and amplified and amplified at 21. The output of the...
Reduce 1/f noise in NPN transistors without degrading the properties of
PNP transistors in integrated circuit...
An interfacial oxide layer (185) is formed in the emitter regions of the NPN transistor (280, 220) and the PNP transistor (290, 200). Fluorine is selectively...
Premature breakdown in submicron device geometries
The concept of the present invention describes a semiconductor device with a junction 504 between a lightly doped region 501 and a heavily doped region 502,...
Low capacitance coupling wire bonded semiconductor device
A semiconductor device having reduced self and mutual capacitance of bonded wires is provided by coating the wires with a foamed polymer effectively having a...
Versatile system for wafer edge remediation
The present invention provides a system (200, 300) for remediating aberrations along the perimeter of a semiconductor wafer (202). The system includes a cleaning...
Hot liner insertion/removal fixture
A fixture (30) adapted to permit the heated exchange of a liner (14) from an operating vertical furnace (10). The fixture is adapted to secure to the base of the...
Real-time thermal management for computers
A real-time thermal management apparatus and method for a computer employs a monitor (40) to determine whether a CPU may rest based upon real-time sampling of...
Notched adjustable aperture
An adjustable aperture system includes a stationary aperture operable to remove a portion of a lower intensity light communicated through a light bundle. The...
Method for adaptive hybrid selection during ADSL modem training
The methodology accomplishes adaptive hybrid selection during ADSL modem training. The adaptive hybrid selection method maximizes performance for ADSL modems in...
Plateline voltage pulsing to reduce storage node disturbance in
Methods (50, 70) and ferroelectric devices (102) are presented, in which pulses (113) are selectively applied to platelines (PL) of one or more non-selected...
Real time fax-over-packet for broadband access gateways
The invention teaches elimination of the need for allocating a telephony port or equivalent processor resource for realtime facsimile transmission through a...
According to an aspect of present invention, a quantizer is provided with reduced power consumption and area. Such a feature is attained by providing the input...
System and method for testing gate oxide of an amplifier
An amplifier system and method is provided for performing gate oxide integrity (GOI) testing of a power output field effect transistor (FET) of the amplifier...
USB 1.1 for USB OTG implementation
This invention enables a USB 1.1 device and a USB 1.1 host to communicate seamlessly with a USB OTG device. The invention complies with both USB 1.1 and OTG...
A current driver that can control variation in the consumed current in conjunction with variation in the setting value of the driving current. The mirror current...
Application of different isolation schemes for logic and embedded memory
The present invention facilitates semiconductor device fabrication by providing mechanisms for utilizing different isolation schemes within embedded memory and...
High performance CMOS transistors using PMD liner stress
A silicon nitride layer (110) is formed over a transistor gate (40) and source and drain regions (70). The as-formed silicon nitride layer (110) comprises a...
Method for line etch roughness (LER) reduction for low-k interconnect
damascene trench etching
The present invention provides a method for etching a substrate 100. The method includes conducting a first etch on an anti-reflective layer 170 and a portion of...
Low-K dielectric etch process for dual-damascene structures
A method includes performing a first etch process to form a via hole in a dual-damascene integrated circuit structure comprising a first dielectric layer and a...
Method of eliminating etch ridges in a dual damascene process
A dual damascene process employs a via fill material (38) with an etch rate that is within 60% of an etch rate that an underlying dielectric layer (34) etches...
Wire bonding for thin semiconductor package
An assembly of a semiconductor chip (301) having an integrated circuit (IC) including at least one contact pad (320) on its surface (301a), wherein the contact...
Method of producing complementary SiGe bipolar transistors
Method of producing complementary SiGe bipolar transistors. In a method of producing complementary SiGe bipolar transistors, interface oxide layers (38, 58) for...
Low cost method to produce high volume lead frames
A method (300) for fabricating a lead frame (100), comprising forming a plurality of external leads (122) in a lead frame material (108), plating a metal (222)...
Method for resource management in a real-time embedded system
A method is disclosed for allocating processing resources, such as instruction execution which can be measured in MIPs or memory capacity, or other resources of...
Method using embedded real-time analysis components with corresponding
real-time operating system software objects
An operating system (OS) is used in a system with a processor that includes embedded real-time analysis components. The OS includes software objects which...
Method and device for computing an absolute difference
Computing an absolute difference includes receiving a first value and a second value. Propagate terms are determined according to the first value and the second...
FIFO interface for flag-initiated DMA frame synchro-burst operation
The invention describes a modification of FIFO hardware to allow improved use of FIFOs for burst reading from or writing to a processor direct memory access unit...
Variable digital high and low pass filters
A system (10) for providing an integer number N of filters. The system comprises an input (D.sub.i) for receiving a digital audio signal and an output (D.sub.o)...
System and method for tone ordering in discrete multi-tone (DMT) modems
A system and method for reordering tones of a DMT signal within a communication system is described. Cross tone correlated noise in a received signal is...
Blind crosstalk cancellation for multicarrier modulation
Crosstalk can be cancelled in a composite communication signal (y.sub.m) which includes a primary signal component associated with communication data and which...
Three-phase low noise charge pump and method
A low noise charge pump circuit includes a first terminal of a first flying capacitor selectively coupled to a first voltage during a first recharging phase and...
Hi-speed preamplifier write driver for hard drive with improved symmetry
A write driver (38) produces balanced voltages across head (32) by using the input write data (WDX and WDY) drive transistors of a slower transistor type...
Charge multiplier with logarithmic dynamic range compression implemented
in charge domain
A CCD device incorporates Charge Multiplication in its CCD registers together with charge domain Dynamic Range compression. This structure preserves the high...
Amplifier apparatus for use with a sensor
An apparatus for use with a sensor includes first and second signal treating circuit segments coupled with the sensor for presenting a substantially balanced...
Process and system to package residual quantities of wafer level packages
Various preferred processes and equipment are described herein that more efficiently handle residual semiconductor parts during packaging. The processes include...
Method to improve SRAM performance and stability
A technique is disclosed for increasing the width of a transistor (300) while the transistor itself may be scaled down. The transistor width (382) is increased...
Single mask MIM capacitor and resistor with in trench copper drift barrier
The formation of a MIM (metal insulator metal) capacitor (164) and concurrent formation of a resistor (166) is disclosed. A copper diffusion barrier (124) is...
System and method for forming mold caps over integrated circuit devices
A compression molding method for forming a mold cap over an integrated circuit structure is provided. A film is positioned adjacent a first die structure such...
Apparatus and method for detecting an endpoint in a vapor phase etch
Processes for the removal of a layer or region from a workpiece material by contact with a process gas in the manufacture of a microstructure are enhanced by the...