At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Digital detection of blockers for wireless receiver
A receiver 100 is provided. The receiver 100 comprises an in-phase analog-to-digital converter 112 operable to detect a saturation condition of the in-phase...
Method and circuit for frequency synthesis using a low drift current
controlled oscillator with wide output...
A method and circuit for frequency synthesis using a low drift current controlled oscillator configured to provide a wide output frequency and high accuracy are...
Programmable low noise amplifier and method
A programmable gain low noise amplifier includes a tail current transistor (Q3) having a source coupled to a first reference voltage (VDD) and a drain coupled to...
Compensation of nonlinearity introduced by dead time in switching output
A method of operating a class D amplifier output stage that compensates for nonlinearity introduced by a residual load current during the dead time in the...
Current sensing circuitry for DC-DC converters
An inductor based DC-DC converter of the present invention employs two power switches such that only a fraction of inductor current flows through sensing...
Apparatus for improved power distribution in wirebond semiconductor
A semiconductor package comprising a die adjacent a substrate, a supporting plate adjacent the die, and a conducting plate abutting the supporting plate and...
Method and apparatus for non-obtrusive power profiling
Systems and methods for improved power profiling of embedded applications are presented. These inventions provide the ability to unobtrusively measure the power...
Cooperating array of micromirror devices for wireless optical
A micromirror array assembly (10, 20) for use in optical modules (5, 17) in a wireless network system is disclosed. The micromirror array assembly (10, 20)...
A frequency division multiplexing wireless transmission on two or more antennas with the set of symbols on subcarriers of a burst transmitted by one antenna...
Method of and apparatus for controlling system timing with use of a master
A digital transceiver operative for direct sequence spread spectrum communications is described, a master counter associated with a zero offset pseudorandom...
Process monitoring for ferroelectric memory devices with in-line retention
The present invention facilitates evaluation of ferroelectric memory devices. A ferroelectric memory device is fabricated that comprises memory cells comprising...
Digital micromirror device with simplified drive electronics for use as
temporal light modulator
A digital micromirror device (DMD) modified for use as a temporal light modulator. The DMD is modified so that the mirrors of the DMD have a preferential tilt...
System and method for the probing of a wafer
According to one embodiment of the invention, a method for resuming the probing of a wafer includes identifying a data set associated with a wafer. The data set...
Versatile system for limiting mobile charge ingress in SOI semiconductor
Disclosed are apparatus and method for limiting mobile charge (314) ingress within a silicon-on-insulator (SOI) substrate (300). A mask (308) is applied to the...
MOS transistor gates with doped silicide and methods for making the same
Semiconductor devices and fabrication methods are presented, in which transistor gate structures are created using doped metal silicide materials. Upper and...
Semiconductor device having a fully silicided gate electrode and method of
The present invention provides a semiconductor device, a method of manufacture therefor, and a method for manufacturing an integrated circuit. The semiconductor...
Partial plate anneal plate process for deposition of conductive fill
A method of fabricating a semiconductor device is provided. An interlayer dielectric layer is formed on one or more semiconductor layers (402). One or more...
Semiconductor on insulator device architecture and method of construction
An SOI architecture is provided that comprises an inner substrate 10 which has a buried conductor layer 12 formed on an outer surface thereof. A bonding layer 14...
Integrated circuit containing polysilicon gate transistors and fully
silicidized metal gate transistors
A method for manufacturing an integrated circuit 10 having transistors 20, 30 of two threshold voltages where protected transistor stacks 270 have a gate...
Gold spot plated leadframes for semiconductor devices and method of
A leadframe for use with integrated circuit chips comprising a plated layer of gold selectively covering areas of said leadframe intended for solder attachment;...
Plastic semiconductor package having improved control of dimensions
A device with a semiconductor chip (801) assembled on a planar substrate (802) and encapsulation compound (810) surrounding the assembled chip and a portion of...
JAVA DSP acceleration by byte-code optimization
A digital system and method of operation is which the digital system has a processor with a virtual machine environment for interpretively executing ...
Filter circuit with automatic adjustment of cutoff frequency via average
A low-pass filter in a read channel, having an adjustable cutoff frequency has a low-pass filter 14, a time measuring circuit 15, a storage computing circuit 19...
Method of testing phase lock loop status during a Serializer/Deserializer
internal loopback built-in self-test
System and method are implemented to allow phase lock loop (PLL) status testing during a Serializer/Deserializer (SERDES) internal loopback built-in self-test...
Speaker tracking on a single core in a packet based conferencing system
A distributed conferencing system having a plurality of conferencing nodes to connect groups of participants to a conference. Each of the conferencing nodes...
Data synchronization arrangement
A data synchronization arrangement is provided that is fail-safe at high speed and low power consumption, for exchanging clocked data between different clock...
Method and apparatus for optimal write restore for memory
According to one embodiment of the present invention a memory subsystem comprises a column and a column select signal line. The column comprises at least one bit...
Low power low area precharge technique for a content addressable memory
A technique to pre-charge a CAM block array including a plurality of CAM blocks that is organized into at least one rectangular array having rows each having a...
Method and system to combine a digital graphics object and a digital
Combining a graphics object with a picture where only the luminance value of a graphics object pixel is written to a corresponding picture pixel if the...
Type-II all-digital phase-locked loop (PLL)
System and method for providing type-II (and higher order) phase-locked loops (PLLs) with a fast signal acquisition mode. A preferred embodiment comprises a loop...
Resilient probes for electrical testing
An apparatus for electrical testing having probes (201) constructed of metal elements (201a) of about equal size bonded together in substantially linear...
Guardwall structures for ESD protection
A semiconductor circuit for protecting an I/O pad against ESD events comprising a pMOS transistor (510) in a first n-well (511) having its source connected to...
Integration flow to prevent delamination from copper
The present invention provides, in one embodiment, method of forming a barrier layer 300 over a semiconductor substrate 110. The method comprises forming an...
Vapor deposition of benzotriazole (BTA) for protecting copper
A method of protecting an interconnect is provided. The method includes forming an integrated circuit structure having an interconnect, and depositing vaporized...
Method of fabricating complementary bipolar transistors with SiGe base
In a method of fabricating complementary bipolar transistors with SiGe base regions the base regions of the NPN and PNP transistors are formed one after the...
Semiconductor device and its manufacturing method
The objective of this invention is to provide a semiconductor device and its manufacturing method with which the offset can be kept fixed even in high breakdown...
Method and system for processing semiconductor wafers
A method for processing semiconductor wafers includes processing a semiconductor wafer in a processing chamber having upper and lower chambers, decoupling the...
Device bound flashing/booting for cloning prevention
A method comprising downloading a boot image onto a mobile communication device and generating a device-bound certificate ("DBC"). The DBC preferably comprises...
Telephone personal information manager
A personal information manager (PIM) has been provided for use in controlling telephone call message responses for a wireless communications network mobile...
Method to transfer data without a clock or strobe signal
A method of communicating a data bit between memory devices is disclosed, having the steps of: indicating a first value of the data bit by transitioning, between...
Determining optimal time instances to sense the output of a memory array
which can generate data outputs with...
A tracking circuit in a memory unit which generates sense enable signals at optimal time instances. The tracking circuit includes a scalable driver block...
System and method for providing time to a satellite positioning system
(SPS) receiver from a networked time server
System and method for enabling signal acquisition in a satellite positioning system (SPS) when signals from SPS satellites are attenuated by the operating...
Recovery from clipping events in a class D amplifier
A class AD audio amplifier system (10) with improved recovery from clipping events is disclosed. The amplifier system (10) includes multiple audio channels (20),...
System and method for reducing power-on transient current magnitude
System and method for reducing power-on transient current magnitude on distributed header switches. A preferred embodiment comprises a distributed header switch...
Tri-gate low power device and method for manufacturing the same
The present invention provides a tri-gate lower power device and method for fabricating that tri-gate semiconductor device. The tri-gate device includes a first...
Application of different isolation schemes for logic and embedded memory
The present invention facilitates semiconductor device fabrication by providing mechanisms for utilizing different isolation schemes within embedded memory and...
Method to manufacture LDMOS transistors with improved threshold voltage
A double diffused region (65), (75), (85) is formed in an epitaxial layer (20). The double diffused region is formed by first implanting light implant specie...
Media accelerator quality of service
Integration of DSP running algorithms with general purpose processor running applications including plugin objects as proxies for the DSP algorithms and with...
Modeling metastability in circuit design
A computer program (100, 200) encoded in a computer-programmable medium, and for causing a computer to perform circuit design. The code causes the computer to...
Layered low density parity check decoding for digital communications
A low density parity check (LDPC) code that is particularly well adapted for hardware implementation of a belief propagation decoder circuit (38) is disclosed....