At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Digital system and method for displaying images using shifted bit-weights
for neutral density filtering...
Disclosed herein are visual display systems and methods capable of having shifted bit-weights in neutral density filtering (NDF) applications. In one embodiment,...
Multi-stage analog to digital converter architecture
According to an aspect of the present invention, different reference voltage levels are used for different stages of a multi-stage analog to digital converter...
Method of manufacture for a trench isolation structure having an implanted
The present invention provides a trench isolation structure, a method of manufacture therefor and a method for manufacturing an integrated circuit including the...
Method of inspecting a mask
The invention relates to a method of inspecting a mask comprising the steps: patterning a semiconductor material with a reference mask, patterning the...
Method and apparatus for data transfer between at least two modules
interconnected by a serial data bus
Method and apparatus for serial data transfer between at least two modules (10, 12) connected to each other by way of a serial data bus (18) where the data...
Programmable transition state machine
The programmable transition state machine of this invention is designed to allow implementation of hardware capable of increasing the performance of critical...
Biquad digital filter operating at maximum efficiency
An architecture for a biquad (70), second-order infinite impulse response (IIR) digital filter, that is capable of operating at maximum efficiency, is disclosed....
System and method for correcting an inaccurate clock
System and method for correcting an inaccurate clock with the use of an accurate reference clock. A preferred embodiment comprises repeatedly counting clock...
Process parameter based I/O timing programmability using electrical fuse
Electrical fuses (eFuses) are applied to the task of achieving very tightly controlled Input-Output (I/O) timing specifications. The I/O timing is made...
10 Gbit/sec transmit structure with programmable clock delays
The present invention provides a robust solution to the task of re-aligning data at the transmit end of a fiber optic or other high performance serial link, and...
Enhancing the resolution of measurement systems employing image capturing
systems to measure lengths
Two scales having unequal pitches are used to measure lengths with a greater resolution than that offered by an image capturing system operating alone. In an...
Entropy coding scheme for video coding
A method of variable length coding classifies each received symbol into one of a plurality of classifications having a corresponding variable length code table...
Charge pump phase locked loop
A phase lock loop circuit 60 has a phase frequency detector 62, a charge pump 64, an active filter 87 and a voltage-controlled oscillator 100. The phase detector...
Servo error detecting device for optical disk
Servo error signal circuitry apparatus and methods are described. The difference between two bottom envelope signals SEbtm and SFbtm is calculated by a...
Asymmetric static random access memory device having reduced bit line
An SRAM device comprising a column having opposing bit lines, asymmetric memory cells spanning the opposing bit lines in alternating orientations, and a sense...
Spatial light modulators with non-uniform pixels
A micromirror array comprises micromirrors of different properties for use particularly in display systems. Micromirrors of different properties can be arranged...
System and method for varying exposure time for different parts of a field
of view while acquiring an image
A system and method for exposing different parts of a single field of view for various and differing lengths of time while capturing an image is provided. For...
Charge pump output device with leakage cancellation
The charge pump circuit includes: a charge pump output branch; a current leakage device coupled to the output branch; and a feedback device coupled between the...
Window comparator and method of providing a window comparator function
A window comparator comprising a single comparator circuit that has a positive input, a differential negative input, and an output, wherein limits of a window...
Frequency selection of switch mode power converters via softstart voltage
A switch mode power converter that limits the in-rush current at start-up and reduces the occurrence of output voltage overshoot over a range of switching...
Quad state memory with converter feedback, transmission, and clock
Quad-state logic elements and quad-state memory elements are used to reduce the wiring density of integrated circuits. The resulting reduction in wiring...
Drain extended MOS transistors with multiple capacitors and methods of
Multi-capacitor drain extended transistor devices and methods are provided. A first capacitor structure comprises a first dielectric layer (14) and a first gate...
Photoresist application over hydrophobic surfaces
A method of forming a layer of photoresist 28 over a surface 30 of a semiconductor wafer 10 by forming a layer of pre-wet solvent 52 over the surface 30 and...
Method for producing a semiconductor package, with a rerouted electrode
formed on a resin projection portion
An insulating layer (3) having an opening portion (3a) at a position conformable to an electrode pad (2) is formed. Next, a resin projection portion (4) is...
Method for using a wet etch to manufacturing a semiconductor device having
a silicided gate electrode and a...
The present invention provides a method for manufacturing a semiconductor device and a method for manufacturing an integrated circuit including the semiconductor...
Methods and apparatus for scan insertion
In accordance with the present electronic design automation (EDA) for integrated circuits invention prior to synthesis, dummy elements are added to the library...
IC with separate scan paths and shift states
Plural scan test paths (401) are provided to reduce power consumed during testing such as combinational logic (101). A state machine (408) operates according to...
Tap and test controller with separate enable inputs
Functional circuits and cores of circuits are tested on integrated circuits using scan paths. Using parallel scan distributor and collector circuits for these...
Method and apparatus for testing embedded memory on devices with multiple
The disclosed method and apparatus enables the testing of multiple embedded memory arrays associated with multiple processor cores on a single computer chip....
Methods and systems for performing dynamic power management via frequency
and voltage scaling
Methods and systems are provided for dynamically managing the power consumption of a digital system. These methods and systems broadly provide for varying the...
PCI express to PCI translation bridge
A PCI Express to PCI bridge enables upstream and downstream isochronous data transfer by modifying the PCI bus arbiter so that the PCI device on the PCI bus is...
Sequential device control with time-out function
This invention is used in a real time system that includes a host processor, interface hardware and an external device controlled by the interface hardware. To...
Fixed-point quantizer for video coding
A quantizer employs a scaled integral inverse ratio division for quantization of an input T by a quantization step Q. The quantizer forms an integral...
Full duplex transceiver having a method for immunizing itself against
A full-duplex transceiver using a method immunizing itself against self-jamming. The transceiver includes a receiver and a transmitter. The receiver includes a...
Code division multiple access wireless system with time reversed space
time block transmitter diversity
A wireless communication network (10) includes a wireless transmitter having a plurality of antennas (AT1.sub.1, AT1.sub.2). The transmitter includes for each of...
Hard disk drive (HDD) electrical over voltage stress (EOS) systems and
The present invention relates to a hard disk drive system having overvoltage protection circuits for various types of overvoltage conditions. For example, the...
Programmable overshoot for a servo writer
A HDD write driver circuit (10) having a boost current overshoot programmed by a plurality of pull-up devices (MP35, MP36, MP39, MP45). The pull-up strength of...
Testing of spatial light modulators (SLM)
System and method for correlation testing of SLMs using stroboscopic methods. A preferred embodiment comprises providing a test pattern to the SLM, configuring a...
Joint pre-/post-processing approach for chrominance mis-alignment
This invention corrects chrominance misalignment that occurs during chrominance down-sampling and up-sampling. The invention extracts a binary index from the...
PLL circuit having reduced capacitor size
A PLL circuit, having a control loop for an input to a VCO including first and second charge pumps eash having an output coupled to the input of the VCO; an RC...
Low profile ball-grid array package for high power
A low-profile, high power ball grid array, or land grid array, device including a plastic tape having first and second surfaces, a portion of the first surface...
Via structure of packages for high frequency semiconductor devices
A substrate (300) for a package of high frequency semiconductor devices comprising a planar insulating substrate having a plurality of parallel, planar metal...
Effective solution and process to wet-etch metal-alloy films in
A solution and method is described for etching TaN, TiN, Cu, FSG, TEOS, and SiN on a silicon substrate in silicon device processing. The solution is formed by...
Bonded SOI with buried interconnect to handle or device wafer
A method of fabricating an electrically conductive via and an SOI structure and the structure. A substrate and a device wafer are provided and an electrically...
Method for improving a drive current for semiconductor devices on a
The present invention provides a method for manufacturing semiconductor devices, a method for manufacturing an integrated circuit, and a method for improving a...
Ferroelectric capacitor having a substantially planar dielectric layer and
a method of manufacture therefor
The present invention provides a ferroelectric capacitor, a method of manufacture therefor, and a method of manufacturing a ferroelectric random access memory...
Microelectromechanical structure and a method for making the same
A microstructure and the method for making the same are disclosed herein. The microstructure has structural members, at least one of which comprises an...
Preamplifier system having programmable resistance
A biasing scheme is disclosed that helps reduce current noise in an associated device, such as, for example, a magneto-resistive device. The biasing scheme...
Wirebonder to bond an IC chip to a substrate
Thick film bond surfaces (8) on a support structure (10), such as a ceramic substrate or an IC package substrate, tend to deform during processing. A personality...
Low-power SRAM E-fuse repair methodology
A low power E-fuse repair methodology substantially removes system latency during memory and/or E-fuse farm module power-down in a device that employs E-fuse...