Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,208,364 Methods of fabricating high voltage devices
Methods of fabrication and devices include field plates formed during capacitor formation. Isolation structures are formed in a semiconductor substrate. Well...
US-7,208,362 Transistor device containing carbon doped silicon in a recess next to MDD to create strain in channel
A method (100) of forming a transistor includes forming a gate structure (106, 108) over a semiconductor body and forming recesses (112) substantially aligned to...
US-7,208,330 Method for varying the uniformity of a dopant as it is placed in a substrate by varying the speed of the...
The present invention provides a method for placing a dopant in a substrate and a method for manufacturing an integrated circuit. The method for placing a dopant...
US-7,207,678 Prism for high contrast projection
Prism elements having TIR surfaces placed in close proximity to the active area of a SLM device to separate unwanted off-state and/or flat-state light from the...
US-7,206,734 Exporting on-chip data processor trace information with variable proportions of control and data
Emulation information including emulation control information and emulation data is exported from a data processor by arranging the emulation information into...
US-7,206,155 High-speed, low power preamplifier write driver
A write driver circuit (38) uses a matching resistors (R0, R1) to match the impedance of the head (32) disposed between output nodes (OUTP, OUTN). Control...
US-7,206,030 Fast-convergence two-stage automatic gain control (AGC)
Disclosed are methods and systems for automatic gain control (AGC) in circuits. The disclosed methods and systems provide accurate and rapidly converging...
US-7,205,924 Circuit for high-resolution phase detection in a digital RF processor
A novel time-to-digital converter (TDC) used as a phase/frequency detector and charge pump replacement in an all-digital PLL within a digital radio processor....
US-7,205,833 Method and circuit for reduced setting time in an amplifier
An improved method and circuit for reduced settling time in an amplifier are provided. The amplifier comprises a composite amplifier circuit including a first...
US-7,205,809 Low power bus-hold circuit
A low power bus hold circuit includes: a first inverter having an input coupled to a bus hold input node; and a second inverter having a first input coupled to a...
US-7,205,749 Power line communication using power factor correction circuits
A PFC circuit modulating a power line using pulse width modulation (PWM) to drive a power MOSFET and series inductor across the power line. Since many modern...
US-7,205,736 Method for voltage feedback for current mode linear motor driver
Methods and systems for driving a motor are disclosed. A center tap voltage and a desired center tap voltage are used to generate a voltage feedback. A power...
US-7,203,880 Generating an abbreviated netlist including pseudopin inputs and output nodes
A method generates test vectors for a customer designed integrated circuit having an embedded vendor circuit. The embedded vendor circuit has a proprietary...
US-7,203,803 Overflow protected first-in first-out architecture
An electronic device (10). The device comprises an input (16.sub.I) for receiving successive data words, wherein each data word of the successive data words...
US-7,203,797 Memory management of local variables
A processor preferably comprises a processing core that generates memory addresses to access a main memory and on which a plurality of methods operate. Each...
US-7,203,460 Automated test of receiver sensitivity and receiver jitter tolerance of an integrated circuit
An automated test system (20) for testing a high-speed communications integrated circuit (10), such as a serializer/deserializer, is disclosed. The system (20)...
US-7,203,425 Optical wireless link
An optical, line-of-sight modem. The modem includes a micro-mirror assembly including a micro-mirror and including an actuator for providing rotational movement...
US-7,203,398 Compact DMD-based optical module
An optical module having an integral optical waveguide with waveguide ports at each end. The optical waveguide receives an input light beam through a first...
US-7,203,373 Image and video coding with redundant run-length-level-last codewords removed
A method of run-length encoding for known block size, such as image/video compression with block transform, such as DCT, with end of block indication suppressed...
US-7,203,237 Transcoders and methods
Transcoding as from MPEG-2 SDTV to MPEG-4 CIF reuses motion vectors and downsamples in the frequency (DCT) domain with differing treatments of frame-DCT and...
US-7,203,177 Bandwidth efficient conferencing system with distributed processing
A distributed intelligence conferencing system is disclosed, having a plurality of conferencing nodes to connect groups of participants to a conference. Each of...
US-7,202,974 Efficient under color removal
A method of performing color space conversion and under color removal. Pixelated data is first resampled (102) to an efficient word size--typically 8-bits wide....
US-7,202,877 Sprite rendering
Computation of sprite position and size in JSR-184 with revised modelview matrix made with column vector lengths of original modelview matrix.
US-7,202,729 Methods and apparatus to bias the backgate of a power switch
Methods and apparatus to bias a backgate of a power switch while preventing latchup are disclosed. A disclosed method of biasing a backgate of a power switch...
US-7,202,710 Apparatus and method for handling interdevice signaling
An apparatus for handling signaling between a sending device and a receiving device includes: (a) a buffering amplifier device having at least one input locus...
US-7,202,643 High efficiency DC-to-DC synchronous buck converter
A DC-to-DC power regulator circuit, such as a synchronous buck DC-to-DC converter circuit, having improved efficiency. A power stage is provided, having an input...
US-7,202,537 Versatile system for limiting electric field degradation of semiconductor structures
The present invention provides a system for limiting degradation of a first semiconductor structure (304) caused by an electric field (314), generated from...
US-7,202,533 Thin film resistors integrated at a single metal interconnect level of die
An integrated circuit structure includes a first dielectric layer disposed on a semiconductor layer, a first thin film resistor disposed on the first dielectric...
US-7,200,835 Method of locating sub-resolution assist feature(s)
A method of operating a computing system to determine reticle data. The reticle data is for completing a reticle for use in projecting an image to a...
US-7,200,783 Removable and replaceable TAP domain selection circuitry
Today many instances of IEEE 1149.1 Tap domains are included in integrated circuits (ICs). While all TAP domains may be serially connected on a scan path that is...
US-7,200,782 Clock recovery system for encoded serial data with simplified logic and jitter tolerance
The present invention facilitates clock and data recovery for serial data streams by selecting a clock phase for each input data transition and generating a...
US-7,200,767 Maintaining synchronization of multiple data channels with a common clock signal
Maintaining synchronization when sending/receiving multiple channels of data with a corresponding common reference clock signal. Synchronization signals (e.g.,...
US-7,200,730 Method of operating a memory at high speed using a cycle ready status output signal
A self-clocking memory device comprises a memory array, a memory input circuit, and a memory control circuit. The memory input circuit is operable to receive an...
US-7,200,690 Memory access system providing increased throughput rates when accessing large volumes of data by determining...
Enhancing the throughput rate of a memory access system by using store and forward buffers (SFB) in combination with a DMA engine. According to an aspect of the...
US-7,200,498 System for remediating cross contamination in semiconductor manufacturing processes
The present invention defines a system (100) for detecting copper contamination within a semiconductor manufacturing process. According to the present invention,...
US-7,200,404 Information storage to support wireless communication in non-exclusive spectrum
Wirelessly-linked, distributed resource control (RCS1-RCSn, RCSB, RCC, ARM) supports a wireless communication system (50) for operation in non-exclusive spectrum...
US-7,200,372 Reduction of dynamic DC offsets in a wireless receiver
A gain control system in a Direct Conversion Receiver or similar receiver, includes an automatic gain control circuit which determines whether a low noise...
US-7,200,196 Interpolation based timing recovery
The present invention provides a solution that eliminates both the voltage-controlled oscillator ("VXCO" 105) and its associated D/A converter (120) from the...
US-7,200,182 Space time block coded transmit antenna diversity for WCDMA
A circuit comprising a channel encoder circuit coupled to receive an input data sequence and produce an output data sequence. An interleaver circuit coupled to...
US-7,200,178 Methods for optimizing time variant communication channels
Methods and apparatus for optimizing wireless communications channels by employing multi-channel modulation techniques in wireless communication systems is...
US-7,200,027 Ferroelectric memory reference generator systems using staging capacitors
Reference generator systems (108, 130) and methods (200) are presented for providing bitline reference voltages for memory access operations in a ferroelectric...
US-7,199,917 Micro-mirror element with double binge
According to one embodiment of the present invention a micro-mirror element comprises a lower layer, a first middle layer, a second middle layer, and a...
US-7,199,621 Low AC impedance input stage for fast startup applications
The low AC impedance input stage circuit for fast startup applications includes: a first transistor coupled between a first input node and a first output node; a...
US-7,199,613 Reducing coupling effect on reference voltages when output buffers implemented with low voltage transistors...
Reducing the effect of coupling on a reference voltage received at a node of an output buffer, wherein the effect of coupling is due to the transitions in the...
US-7,199,563 DC-DC converter
The object of this invention is to improve efficiency in the step-up/down mode and eliminate ringing in the output voltage when switching between the step-up...
US-7,199,471 Method and apparatus for reducing capacitive coupling between lines in an integrated circuit
An integrated circuit (78) includes a memory circuit (10, 110, 210, 310, 410) having a group of bitlines (21 28, 121 128, 221 228, 321 328, 421 428), and having...
US-7,199,430 Advanced CMOS using super steep retrograde wells
The present invention is a method for forming super steep doping profiles in MOS transistor structures. The method comprises forming a carbon containing layer...
US-7,199,047 Bi-layer etch stop process for defect reduction and via stress migration improvement
A method of forming a film stack in an integrated circuit, said method comprising depositing a layer of silicon carbide adjacent a first layer of dielectric...
US-7,199,032 Metal silicide induced lateral excessive encroachment reduction by silicon <110> channel stuffing
The present invention provides a method of manufacturing a metal silicide electrode (100) for a semiconductor device (110). The method comprises implanting small...
US-7,199,021 Methods and systems to mitigate etch stop clipping for shallow trench isolation fabrication
The present invention facilitates semiconductor fabrication by maintaining shape and density of an etch stop layer (206) during trench fill operations. The shape...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.