Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,126,889 Tracking error detector
A circuit to improve the SN characteristic of a tracking error signal. This tracking error detection circuit is formed as a push-pull system utilizing a quadrant...
US-7,126,744 Stabilization of closed loop operation of a torsional hinged device
Apparatus and methods for removing jitter and stabilizing the feed back system of a torsional hinged device with minimal changes to the system. The stabilization...
US-7,126,711 Voice/facsimile/modem call discrimination method for voice over packet networks
A method of discriminating voice, data, and facsimile calls communicated through a voice-over-packet network. The gateway is provided with software which can...
US-7,126,523 Reducing errors and power consumption in a multi-stage analog to digital converter (ADC) using amplifier...
An amplifier sharing technique in an analog to digital converter (ADC) in which a cascaded combination of a pre-amplifier and main amplifier is used to provide...
US-7,126,415 Switched-capacitor circuits with reduced finite-gain effect
Operational amplifier circuits (20, 30) including error capacitors (C.sub.3, C13) for storing finite gain effect error voltages for correction of output voltages...
US-7,126,217 Arrangement in semiconductor packages for inhibiting adhesion of lid to substrate while providing compression...
In a semiconductor flip-chip package having a semiconductor die 104 as part of a substrate assembly, a lid 110 (or lid assembly) and substrate 102 are supported...
US-7,125,789 Composite metal column for mounting semiconductor device
An integrated circuit chip 903, which has a plurality of pads 903b and non-reflowable contact members 1201 to be connected by reflow attachment to external...
US-7,124,341 Integrated circuit having electrically isolatable test circuitry
Special test circuitry in an IC for wafer level testing selectively connects the specialized test circuitry to the functional circuitry during wafer test....
US-7,123,772 Image compression by differences within a strip
A method of image/video compression by analysis of variability of block DCT coefficients in a strip of (macro)blocks to decide on treatment of the blocks in the...
US-7,123,671 Automatic gain control method for digital subscriber line modems
The present invention provides automatic gain control (AGC) for a wide variety of conditions encountered in DSL scenarios. In particular, the proposed AGC...
US-7,123,666 Gaussian minimum shift key transmitter with feedforward phase compensation
A method and apparatus for generating a burst FSK signal having precisely shaped transitions between modulation states. The apparatus uses feedforward...
US-7,123,665 Method and apparatus for measuring phase error of a modulated signal
A method and apparatus for generating a burst FSK signal having precisely shaped transitions between modulation states. The apparatus uses feedforward...
US-7,123,178 Digital encoder and digital-to-analog converter using same
A digital encoder having a dynamic element matching (DEM) processor is divided into a master DEM circuit and N slave DEM circuits. The master DEM circuit encodes...
US-7,123,085 Rail-to-rail charge pump with replica circuitry
The charge pump circuit includes: a charge pump output branch having a first transistor and a second transistor coupled in series; an output branch replica...
US-7,123,057 Self-biased comparator with hysteresis control for power supply monitoring and method
A voltage monitor circuit for biasing a well region of a CMOS circuit includes a self-biased comparator which compares first (INP) and second (INN) input...
US-7,122,895 Stud-cone bump for probe tips used in known good die carriers
A method of forming a membrane for use in conjunction with a semiconductor carrier and the membrane which includes an electrically insulating substrate and an...
US-7,122,862 Reduction of channel hot carrier effects in transistor devices
A transistor can be fabricated to exhibit reduced channel hot carrier effects. According to one aspect of the present invention, a method for fabricating a...
US-7,122,466 Two step semiconductor manufacturing process for copper interconnects
An embodiment of the invention is a method of manufacturing copper interconnects 30 on a semiconductor wafer 10 where an electroplating process is used to...
US-7,122,442 Method and system for dopant containment
According to one embodiment, a semiconductor device is provided. The semiconductor device includes an oxide layer. The semiconductor device also includes a...
US-7,122,435 Methods, systems and structures for forming improved transistors
A method (100) of forming a transistor includes forming a gate structure (106, 108) over a semiconductor body and forming recesses (112) substantially aligned to...
US-7,122,413 Method to manufacture silicon quantum islands and single-electron devices
The present invention provides a method of manufacturing a single-electron transistor device (100). The method includes forming a thinned region (110) in a...
US-7,120,854 Wireless access modem having downstream channel resynchronization method
A resynchronization method for use in a data communication system having a first device configured to transmit data at a symbol rate to a second device. The...
US-7,120,843 IC with scan distributor and scan collector circuitry
Scan distributor, collector, and controller circuitry connect to the functional inputs and outputs of core circuitry on integrated circuits to provide testing...
US-7,120,842 Mechanism to enhance observability of integrated circuit failures during burn-in tests
A system and method enhance observability of IC failures during burn-in tests. Scan automatic test pattern generation and memory built-in self-test patterns are...
US-7,120,771 Secure mode for processors supporting MMU
A digital system is provided with a secure mode (3.sup.rd level of privilege) built in a non-invasive way on a processor system that includes a processor core,...
US-7,120,715 Priority arbitration based on current task and MMU
A digital system and method of operation is provided in which several processors (740(0) 740(n)) are connected to a shared resource (750). Each processor has an...
US-7,120,546 Integrated spectrum analyzer for tuners
A scheme to provide a spectral view of the signals present at the customer premises equipment by the network operator and includes a digital signal processor...
US-7,120,468 System and method for steering directional antenna for wireless communications
A system and method for determining an optimal antenna position of a directional antenna in a wireless communication system are described. The optimal antenna...
US-7,120,213 Using SISO decoder feedback to produce symbol probabilities for use in wireless communications that utilize...
An apparatus and method for transmitting and receiving a bit stream. On the transmission side, coded bits (Y.sub.t) and an interleaved version of the coded bits...
US-7,120,186 Methods and apparatus for use in generating data sequences for spread spectrum communications
Methods and apparatus for use in generating data sequences for direct sequence spread spectrum (DSSS) communications are described. One exemplary method includes...
US-7,120,082 System for reducing row periphery power consumption in memory devices
The present invention provides a system for reducing row periphery power consumption in a semiconductor memory device, particularly during sleep mode operation....
US-7,119,999 Pre-regulator with reverse current blocking
An apparatus includes a blocking N-channel MOS (LDMOS) transistor that prevents current flow when the supply connection is reversed. When connected properly, the...
US-7,119,940 Capacitively coupled micromirror
A capacitively coupled microelectromechanical device and method of operation. The micromechanical device comprises: a semiconductor substrate; a member operable...
US-7,119,847 Method for identifying format of a received video signal
A method for identifying format of a video signal including a raster-synchronizing signal having a timing signal spanning a synch interval and a synch-follower...
US-7,119,845 Image resizing system and method
Image resizing through resampling by poly-phase filtering with a phase generation from input parameters but with lower resolution of the phase for filter...
US-7,119,723 Decoding variable length codes while using optimal resources
In one aspect, code-words of variable lengths are decoded using a multi-stage decoding approach, with different stages being of different sizes (and thus...
US-7,119,601 Backgate pull-up for PMOS pass-gates
The pass-gate circuit with backgate pull-up includes: a pass-gate transistor coupled between a first port and a second port; a backgate pull-up transistor...
US-7,119,498 Current control device for driving LED devices
A current control device for driving LED devices uses a switched-mode current control loop inside of an output intensity low-frequency pulse width modulation...
US-7,119,444 Versatile system for charge dissipation in the formation of semiconductor device structures
The present invention provides a system for dissipating any aberrant charge that may accumulate during the fabrication of a semiconductor device segment (200),...
US-7,119,386 Versatile system for triple-gated transistors with engineered corners
The present invention provides a system for producing a triple-gate transistor segment (300), utilizing a standard semiconductor substrate (302). The substrate...
US-7,119,006 Via formation for damascene metal conductors in an integrated circuit
A method of fabricating an integrated circuit, having copper metallization formed by a dual damascene process, is disclosed. A layered insulator structure is...
US-7,118,981 Method of fabricating an integrated silicon-germanium heterobipolar transistor and an integrated...
In a method of fabricating an integrated silicon-germanium heterobipolar transistor a silicon dioxide layer arranged between a silicon-germanium base layer and a...
US-7,118,980 Solid phase epitaxy recrystallization by laser annealing
Methods (70) are described for fabricating shallow and abrupt gradient drain extensions for MOS type transistors, in which a solid phase epitaxial...
US-7,118,979 Method of manufacturing transistor having germanium implant region on the sidewalls of the polysilicon gate...
The present invention provides a transistor 100 having a germanium implant region 170 located therein, a method of manufacture therefor, and an integrated...
US-7,118,977 System and method for improved dopant profiles in CMOS transistors
According to one embodiment of the present invention, a method of forming a semiconductor device includes forming a gate stack on an outer surface of a...
US-7,118,959 Integrated circuit capacitor having antireflective dielectric
A capacitor (100) is disclosed that is formed as part of an integrated circuit (IC) fabrication process. The capacitor (100) has conductive top and bottom...
US-7,118,958 Method of manufacturing a metal-insulator-metal capacitor using an etchback process
The present invention provides a method for manufacturing a metal-insulator-metal (MIM) capacitor, a method for manufacturing an integrated circuit having a...
US-7,118,925 Fabrication of a ferromagnetic inductor core and capacitor electrode in a single photo mask step
A method of manufacturing an integrated circuit on a semiconductor wafer. The method comprising forming a bottom plate of a capacitor 50a and a bottom portion of...
US-7,118,226 Sequential color recapture for image display systems
A method for transmitting light in an image display system includes generating a beam of light from a light source. The beam of light is directed at a first...
US-7,118,225 Illumination system
The addition of DMD illumination modulator(s) 702 in series with projection SLM(s) 706/709 to produce high-performance projection displays with improved optical...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.