Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-6,975,153 Low power input with hysteresis circuit and methods therefor
A low power input with hysteresis circuit provides input hysteresis (for instance, from supply voltage ranges of 0.8 volt to 5.5 volts), while reducing the...
US-6,975,143 Static logic design for CMOS
A static logic circuit with a pull-up network (155) and a pull-down network (160). The network is fabricated on SOI substrates and the pull-up network comprises...
US-6,975,099 Efficient frequency compensation for linear voltage regulators
The present application describes a frequency compensation scheme for a linear voltage regulator circuit, or its special case, a low-drop out voltage regulator...
US-6,974,968 Method and apparatus for fabricating self-aligned contacts in an integrated circuit
An integrated circuit includes a substrate with a gate section projecting upwardly between spaced source and drain regions. Side walls project upwardly beyond...
US-6,973,934 Method for removing particles on semiconductor wafers
The purpose of the present invention is to remove minute particles adhered to the surface of semiconductor wafers effectively in the cleaning process of...
US-6,973,611 Interleaved coder and method
Turbo encoder with even-odd bit interleaving for upper and lower component convolutional encoders and symbol-level interleaving after mapping to modulation...
US-6,973,337 Apparatus for the mobile communication device in low power consumption using LDO regulator with sleep mode
A mobile communications device (50) includes a plurality of LDOs (30) for supplying a stable voltage to various circuits on the device. In a normal mode, the...
US-6,973,117 Dynamic extension of frequency hopping patterns in wireless communications
In a duplex link (40, 60, 90, 116) coupling first and second frequency hopping wireless communication devices, either or both of the frequency hopping patterns...
US-6,972,484 Circuit structure integrating the power distribution functions of circuits and leadframes into the chip surface
An integrated circuit (IC) chip, mounted on a leadframe, has a network of power distribution lines deposited on the surface of the chip so that these lines are...
US-6,972,470 Dual metal Schottky diode
An embodiment of the invention is a Schottky diode 22 having a semiconductor substrate 3, a first metal 24, a barrier layer 26, and second metal 28. Another...
US-6,972,448 Sub-lithographics opening for back contact or back gate
A low resistance buried back contact for SOI devices. A trench is etched in an insulating layer at minimum lithographic dimension, and sidewalls are deposited in...
US-6,970,967 Crossbar circuit having a plurality of repeaters forming different repeater arrangements
A crossbar circuit (30, 40, 50, 60, 70, 80, 90, 100) having programmable repeater structures adapted to allow configuration of the crossbar with inputs at...
US-6,970,964 Using PCMCIA/PCI drivers to control USB ports
A filter driver (125) can communicate with the USB stack and controller and with the CardBay, CardBus, and flashmedia stack and controller. This can allow the...
US-6,970,951 Method and device for providing and external interface using a programmed configuration bit in flash memory
An external interface for a microprocessor system uses a programmed configuration bit to establish the functionality of a computer port, which improves external...
US-6,970,528 Method and apparatus to measure jitter
A method of determining jitter is provided by providing a sample, performing an unwrap of the data and then performing a Fast Fourier Transform (FFT) of the...
US-6,970,525 High-speed, high granularity baud clock generation
A baud clock (15) for use by a serial communication interface (67) is generated by dividing a base clock of the serial communication interface by one of a...
US-6,970,495 Adjustment of slave frequency hopping pattern to improve channel measurement opportunities in wireless...
The frequency hopping pattern of a first wireless communication device is modified such that each transmission (73) to a second wireless communication device is...
US-6,970,440 Enhanced performance in frequency hopping wireless communications by combining frequency dwelling with data...
In wireless communications between first and second frequency hopping wireless communication devices, both devices can dwell on a single selected frequency...
US-6,970,430 Method to measure throughput efficiency of low speed modem relay over packet network
Modem relay provides a local interface to the modem on both ends of a call, demodulates the full duplex data stream, packetizes the bits for transport over an IP...
US-6,970,371 Reference generator system and methods for reading ferroelectric memory cells using reduced bitline voltages
Methods (200) and systems (108) are provided for reading data from ferroelectric memory cells (106) in which charge is removed from a sense amp input...
US-6,970,339 Current limit protection scheme for PWM buck converter with synchronous rectifier
A embedded overcurrent protection circuit within the PWM feedback controller (30) of a power converter (100) having an novel current limit detection function...
US-6,970,233 System and method for custom-polarized photolithography illumination
In one embodiment, a system for custom-polarized photolithography illumination includes an illuminator operable to generate an illumination pattern of light, a...
US-6,970,150 Control timing for spatial light modulator
A spatial light modulator clocking method, called fast-clear, which employs embedded clear hardware in the SLM to enable the fast-clear bit to generate...
US-6,970,122 Integral nonlinearity error correction for interpolating string DAC
A segmented string digital-to-analog converter (DAC) comprises least significant bits (LSB subword) interpolation circuitry. The LSB subword interpolation...
US-6,970,038 Switching scheme to improve linearity and noise in switched capacitor stage with switched feedback capacitor
A switch capacitor amplifier using a "bottom plate sampling" type arrangement in the feedback network to mitigate the reduction in linearity due to feedback...
US-6,970,023 Modulated transistor gate driver with planar pulse transformer
Disclosed are methods and apparatus for isolating and driving a power supply or power amplifier circuit. The circuits and methods provide for using a modulated...
US-6,970,005 Multiple-chip probe and universal tester contact assemblage
A probe card assemblage for simultaneously testing one or more integrated circuit chips including an interposer having on one surface a plurality of protruding...
US-6,969,979 Multiple mode switching regulator having an automatic sensor circuit for power reduction
A switching regulator having a control circuit that automatically senses when a low power mode should be initiated without the use of expensive external...
US-6,969,972 Architecture for switching between an external and internal power source
The present invention comprises a combination of a new circuit topology utilizing microcontroller (202, 302) and a modified logic control circuit which enables...
US-6,969,919 Semiconductor package production method and semiconductor package
A semiconductor package production method containing a step in which a bond layer made of a single-layer film thermoset bond is provided on the back of a wafer...
US-6,969,902 Integrated circuit having antenna proximity lines coupled to the semiconductor substrate contacts
An embodiment of the invention is an integrated circuit 2 having antenna proximity lines 3 coupled to the semiconductor substrate 5. Another embodiment of the...
US-6,969,901 Method and structure for a low voltage CMOS integrated circuit incorporating higher-voltage devices
A CMOS integrated circuit (15A-B-C) includes both relatively low-power (124, 126) and high-power (132, 134) CMOS transistors on the same chip. A 20V, relatively...
US-6,969,880 High capacitive density stacked decoupling capacitor structure
A capacitive structure (10). The capacitive structure comprises a semiconductor base region (30) having an upper surface, a well (12) formed within the...
US-6,969,649 Method of manufacturing semiconductor integrated circuit devices having a memory device with a reduced bit line...
A DRAM has, in one embodiment, a plurality of word lines each having its upper and side surfaces covered with a first insulating film, a plurality of bit lines...
US-6,969,644 Versatile system for triple-gated transistors with engineered corners
The present invention provides a system for producing a triple-gate transistor segment (300), utilizing a standard semiconductor substrate (302). The substrate...
US-6,969,641 Method and system for integrated circuit packaging
According to one embodiment of the invention, a method of packaging integrated circuits includes disposing an integrated circuit chip outwardly from a first...
US-6,969,638 Low cost substrate for an integrated circuit device with bondpads free of plated gold
Disclosed herein is a process for assembling an integrated circuit, as well as the assembly resulting from the process, employing a surface treatment of bondpad...
US-6,968,528 Photo reticles using channel assist features
Photo reticles (110) are formed comprising a first and second printable features (130), (140) which are connected by a channel assist feature (150). The size of...
US-6,968,438 Application programming interface with inverted memory protocol for embedded software systems
A system and method is provided for enabling the reuse of algorithms in multiple application frameworks with no alterations required of the algorithm once it is...
US-6,968,408 Linking addressable shadow port and protocol for serial bus networks
Linking addressable shadow port (LASP) and protocol allows addressing the LASP and configuring the connection of multiple Secondary Test Access Ports (TAPs) of...
US-6,968,400 Local memory with indicator bits to support concurrent DMA and CPU access
A digital system is provided having at least one processor with an associated multi-segment local memory circuit. Validity circuitry is operable to indicate if...
US-6,968,276 System for processing measuring signals from a sensor
A system for processing the measuring signals from a sensor 12, including of a first micro-controller 10 having an input for the sensor data, a first memory 18,...
US-6,968,258 Residual feedback to improve estimator prediction
A system and method 100 of using residual feedback in a control loop in a manner that substantially eliminates the steady state error in the predicted states...
US-6,968,208 Data storage for a portable computer device
A system for loading data into a module to be used with a portable computer device and the data in the module activated by a wireless connection or from...
US-6,967,965 Multi-user network system and method of data communication using enhanced preamble
A system and method of data communication for multiple stations using shared communication media within a network. A data communication message structure uses a...
US-6,967,950 Pull transfers and transfer receipt confirmation in a datapipe routing bridge
In a network of digital signal processor nodes connected in a peer-to-peer relationship, a data packet sent to a node causes a return transmission from that...
US-6,967,920 Smart interface for payload transfers in networking applications
An apparatus and method for improving data transfers between a network and a network device is provided. The apparatus comprising a data input, a programmable...
US-6,967,883 Sense amplifier with reduced detection error
This invention provides a type of sense amplifier, a type of bit line circuit, a type of storage device, and a method for amplifying a read signal characterized...
US-6,967,759 Pulse width modulation sequence generation
A system and method for addressing and synchronizing a spatial light modulator (SLM) device and a scrolling color recovery (SCR) illumination system. This method...
US-6,967,608 Sigma-delta analog-to-digital converter (ADC) with truncation error cancellation in a multi-bit feedback...
A method for reducing the complexity of a multi-bit DAC in a sigma-delta ADC. The DAC resolution can be made to be less than that of the quantizer by canceling...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.