At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Hybrid DC-feed controller for a subscriber line interface circuit
A method and apparatus in a DC-feed controller for controlling a subscriber line interface circuit controlling voltage (alternately, current) on a telephone line...
Upstream power back-off
The present invention provides a system and method of an upstream power back-off in a very high rate Digital Subscriber Line (VDSL) system. The method is based...
HomePNA 10M8 compliant transceiver
The present invention provides a method and system of transceiving a data signal in a HomePNA type network. The transceiver enables digital signal processing of...
High performance SRAM device and method of powering-down the same
An SRAM device and a method of powering-down an SRAM device. In one embodiment, the SRAM device includes (1) an SRAM array coupled to an SRAM array low voltage...
System and method to limit maximum duty cycle and/or provide a maximum
A system and method are disclosed to limit a maximum duty cycle and/or provide a volt-second clamp for a pulse-width modulated (PWM) signal. Depending on the...
Detecting a defect of an integrated circuit
Detecting a defect of an integrated circuit includes illuminating an integrated circuit with an optical beam. The integrated circuit includes a substrate, a...
Method and circuit for gain and/or offset correction in a capacitor
A method and circuit for gain and/or offset correction in a CDAC circuit are provided. The gain and/or offset correction can be realized by adjusting the...
Integrated circuit leadframes patterned for measuring the accurate
amplitude of changing currents
A metallic leadframe for use with a semiconductor chip intended for operation in a changing magnetic field comprises a chip mount pad having at least one slit...
Dynamic control timer circuit and method
The present invention comprises a circuit and method for controlling current to a load. In an exemplary embodiment, the circuit makes the maximum charge time...
Integrated circuit having a thin film resistor located within a multilevel
dielectric between an upper and...
A thin film resistor (60) is contained between two metal interconnect layers (40, 100) of an integrated circuit. Contact may be made to the resistor (60) through...
Post plasma clean process for a hardmask
The present invention provides a process of manufacturing a semiconductor device that comprises a process of manufacturing a semiconductor device that includes...
System and method for mitigating oxide growth in a gate dielectric
Oxide growth of a gate dielectric layer that occurs between processes used in the fabrication of a gate dielectric structure can be reduced. The reduction in...
Method of manufacturing and structure of semiconductor device (DEMOS) with
field oxide structure
A method of forming a semiconductor device includes forming a body region of a semiconductor substrate and forming a drift region adjacent at least a portion of...
Method and apparatus for MEMS device nebulizer lubrication system
A nebulization system, which creates a uniform fog of tiny suspended liquid droplets, to lubricate the surfaces of MEMS devices. These droplets fall over the...
Unanimous voting for disabling of shared component clocking in a multicore
A digital signal processing chip having a multiple processor cores with corresponding processor subsystems, a shared component, and a clock tree, is disclosed...
Compensation scheme for reducing delay in a digital impedance matching
circuit to improve return loss
A simple, power efficient and inexpensive digital compensation scheme for reducing delay in a digital impedance matching circuit to improve return loss. The...
Electronic systems testing employing embedded serial scan generator
An electronic system includes electronic circuitry to be tested having serial scan shift register latches, and a serial scan generator embedded in the electronic...
Pre-zero crossing signal generator for sinusoidal voltages with DC offsets
such as telephone ring voltages
A circuit for closing a relay when an active AC voltage connected to one of the contacts of the relay is approximately zero volts includes a monitoring circuit...
Wireless receiver using noise levels for combining signals having spatial
A wireless receiver for receiving an incoming signal having spatial and temporal diversity. The receiver uses noise-based prescaling of multiple receiver chain...
The objective of this invention is to compensate or avoid the influence of offset in an easy and efficient manner, to correctly match the voltage of the output...
Temperature independent CMOS reference voltage circuit for low-voltage
A temperature independent CMOS reference voltage circuit includes a CMOS current mirror circuit containing first and second CMOS transistors of a first polarity....
Dynamic receiver clamp that is enabled during periods in which overshoot is
A dynamic clamp 200 selectively clamps overshoot on a signal line 100 when overshoot is likely, while not clamping the received signal at times when overshoot is...
Accurate time measurement system circuit and method
Disclosed is a method of measuring the time signal of an electronic device including steps for measuring a true signal and an inverted signal. The measured true...
Method and system for integrated circuit packaging
According to one embodiment of the invention, a mold tool for packaging integrated circuits includes a first mold press die including a first non-planar surface...
Integrated circuit MOS transistor with reduced drain and source resistance
A gate structure (30) is formed on a semiconductor (10). Source and drain extension regions (130) are formed in the semiconductor (10) adjacent to the gate...
Efficient protection structure for reverse pin-to-pin electrostatic
An electrostatic discharge (ESD) protection structure for protecting against ESD events between signal terminals is disclosed. ESD protection is provided in a...
Gate dielectric and method
CMOS gate dielectric made of high-k metal silicates by passivating a silicon surface with nitrogen compounds prior to high-k dielectric deposition. Optionally, a...
MIM capacitors and methods for fabricating same
Semiconductor devices and methods for making the same are described in which a single high k or ferroelectric dielectric layer is used to form decoupling...
An embodiment of the invention is a method to reduce light induced corrosion and re-deposition of a metal, 8, (such as copper) that is used to make the...
IC with wait state registers
A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a...
64-bit single cycle fetch scheme for megastar architecture
The 64-bit single cycle fetch method described here relates to a specific `megastar` core processor employed in a range of new digital signal processor devices....
System and method of communication using transmit antenna diversity based
upon uplink measurement for the TDD...
A system and method of data communication uses variable transmit antenna delays based on uplink measurements for the time division duplex (TDD) mode of WCDMA...
Programmable current limiting using a shunt resistor
An overcurrent protection circuit using a shunt resistor and the voltage drop across a switch to program a user-defined current limiting level. This protects the...
Damping resistor boost writer architecture
A write driver apparatus and corresponding method for an inductive head element (20) in a magnetic storage medium, such as a hard disk drive, having an H-bridge...
A programmable amplifier 100 operable to independently adjust the amplification given to various optical signals passing through an optical fiber. An input...
A system and method of aligning a micromirror array to the micromirror package and the micromirror package to a display system. One embodiment provides a method...
Orthogonal preamble encoder, method of encoding orthogonal preambles and
For use with a multiple-input, multiple-output (MIMO) transmitter, an orthogonal preamble encoder, a method of encoding orthogonal preambles and a communication...
Apparatus and method for equalizing received signals
An apparatus for equalizing input signals including high and low frequency component signals received at an locus includes: (a) a first signal amplifying circuit...
Reconfigurable topology for switching and charge pump negative polarity
A configurable voltage regulator (128) operable in either of two selectable modes or topologies is disclosed. In one disclosed embodiment, the voltage regulator...
Gaussian noise generator
A signal generator (10). The signal generator comprises circuitry (20) for producing at least a first input noise signal (N.sub.1), wherein the first input noise...
Three-level leadframe for no-lead packages
A semiconductor device (700) having a leadframe with a first plurality of segments (110) having a narrow end portion (111) in a first horizontal plane (211) and...
Method to form shallow trench isolation with rounded upper corner for
advanced semiconductor circuits
A trench structure in a wafer of semiconductor material and the method of forming the trench structure are described. The trench structure is formed on a...
Interdigitated layout methodology for amplifier and H-bridge output stages
A complementary output stage in integrated circuit includes a P-channel transistor (MP1) the segmented into a first group of sections (MP1-1,2 . . . 12) and an...
Plastic chip-scale package having integrated passive components
A semiconductor device has passive components integrated with the circuit and encapsulated in a plastic package for solder ball or leaded attachment. A plastic...
Method of fabricating flexible circuits for integrated circuit
A method for the fabrication of a double-sided electrical interconnection flexible circuit (200) particularly useful as a substrate for an area array integrated...
Method and apparatus for computing Reed-Solomon error magnitudes
In a Reed-Solomon decoder, error magnitudes are determined from a root matrix and a syndrome vector. The root matrix is triangularized (60) using recursive...
Active failsafe detection for differential receiver circuits
The present invention provides a method, system and apparatus for providing failsafe detection for a differential receiver. A bus activity signal (11) is...
Apparatus and method for microcontroller debugging
Apparatus and method for microcontroller debugging. A preferred embodiment microcontroller integrated circuit comprises debug circuitry on the integrated...
Cell buffering system with priority cache in an ATM system
The present invention provides an apparatus and system for buffering data in a communication network with an arranged priority which enables traffic shaping. A...
The objective of the invention is to be able to switch between execution and cancellation of copy protection at any time in a simplified structure. The switching...