At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Bumpless wafer scale device and board assembly
A semiconductor chip having a planar active surface including an integrated circuit; the circuit has metallization patterns including a plurality of contact...
Method and apparatus for reducing leakage current in an SRAM array
A memory array including a bit cell row, a strap cell row, a first power supply line, and a first offset supply line is provided. The bit cell row may include a...
Method to increase substrate potential in MOS transistors used in ESD
An integrated circuit located between isolation trenches at the surface of a semiconductor chip comprising a first well of a first conductivity type having a...
Method for manufacturing and structure for transistors with reduced gate to
contact spacing including etching...
A method for manufacturing a transistor includes providing a transistor assembly having a semiconductor layer with a first surface, a dielectric layer disposed...
Detection of AIOx ears for process control in FeRAM processing
The present invention is directed to a method of forming an FeRAM integrated circuit, which includes evaluating the capacitor stack to determine the efficacy of...
Divided scan path with decode logic receiving select control signals
A low power scan architecture is formed of a conventional scan architecture. The conventional scan path is divided into equal parts and each part is operated in...
Microprocessor with conditional cross path stall to minimize CPU cycle time
A digital system is provided that includes a central processing unit (CPU) that has an instruction execution pipeline with a plurality of functional units for...
Fast hardware looping mechanism for cache cleaning and flushing of cache
entries corresponding to a qualifier field
A digital system is provided with a several processors, a private level one (L1) cache associated with each processor, a shared level two (L2) cache having...
Extended common mode differential driver
A driver (300) which meets wide common mode voltage requirements is provided. Output passgates (310) protect sensitive line driver circuitry (305) from extreme...
High order lagrange sample rate conversion using tables for improved
A method for converting sample rates includes obtaining coefficients from a sample rate conversion coefficient table. In this method, the table is generated...
Determining the failure rate of an integrated circuit
The failure rate of an integrated circuit (IC) is quickly determined by analyzing the corresponding design. The IC is partitioned into multiple cells, with each...
A shift register with low power consumption has memory circuits 15.sub.1 -15.sub.N connected in series, gate circuits in memory circuits 15.sub.2n-1 in the...
Multiple sampling frame synchronization in a wireline modem
A modem comprises circuitry for receiving an analog signal from a line and circuitry for converting the analog signal to a digital signal. The digital signal...
A process (111,101) of sending packets of real-time information at a sender (311) includes steps of initially generating at the sender the packets of real-time...
Method and circuit for jamming digital filter while resetting delta sigma
An analog-to-digital converter (10) includes a high order delta sigma modulator followed by a decimation filter. A monitor circuit (104)coupled to the output of...
Decoding bit streams compressed with compression techniques employing
variable length codes
A maximum length (M) of compressed codes desired to be decoded in a single lookup is determined. 2.sup.M rows are generated, with each row having a bit...
Common mode rejection in differential pairs using slotted ground planes
In high-speed semiconductor packaging, differential pair transmission lines 605 are used to receive incoming signals carried using differential signaling. Common...
Low cost asic architecture for safety critical applications monitoring an
An ASIC (14, 14', 14") conditions two independent outputs (VINM, VINP) of a full Wheatstone piezoresistive bridge (12) in separate conditioning paths. Each path...
Implanted vertical source-line under straight stack for flash eprom
In FLASH EPROM cells, source diffusion continuity between horizontal and vertical source lines is provided by an arsenic implant under the stack in vertical...
Structure and method of MOS transistor having increased substrate
Structure and fabrication method of a lateral MOS transistor, positioned on the surface of an integrated circuit fabricated in a semiconductor of a first...
Device and method of low voltage SCR protection for high voltage failsafe
A semiconductor circuit for multi-voltage operation having built-in electrostatic discharge (ESD) protection is described, comprising a drain extended nMOS...
A microelectromechanical switch includes a substrate, an insulator layer disposed outwardly from the substrate, and an electrode disposed outwardly from the...
Method and system for mask pattern correction
A method and system for mask pattern correction are disclosed. A portion of a mask pattern is segmented into segments (22) that include a base segment (22a) and...
Hermetic pressure transducer
A port fitting is formed with a closed, pedestal end forming a diaphragm on which a strain gauge sensor is mounted. A support member is received on the pedestal...
Generator/compactor scan circuit low power adapter with counter
A Scan-BIST architecture is adapted into a low power Scan-BIST architecture. A generator 102, compactor 106, and controller 110 remain the same as in the known...
IC with latching and switched I/O buffers
An electronic integrated circuit includes a signal path connected between the functional logic (15) thereof and an external output terminal thereof, which signal...
Position independent testing of circuits
Scan distributor, collector, and controller circuitry connect to the functional inputs and outputs of core circuitry on integrated circuits to provide testing...
The objective of the invention is to improve the processing efficiency of a system that repeatedly executes one instruction over multiple clock cycles. The SVP...
Systems and methods for modulator calibration
Systems and methods are provided for calibration of a transmitter system modulator, wherein local oscillator nodes of a mixer are held at first and second...
Electro-optical package with drop-in aperture
A drop-in aperture 20, which improves the performance and lowers the cost of electro-optical SLM packages. The disclosed package provides a separate metal light...
Assembly of semiconductor device and wiring substrate
Apparatus and method for assembling a semiconductor device on a wiring substrate is disclosed, wherein Pb (lead) is not used and the chance of generation of...
Low stress integrated circuit copper interconnect structures
Isolated metal structures (110), (140) are formed adjacent to terminated metal lines (100), (130) that are connect by a via (120). The isolated structures (110),...
Ball grid array package for high speed devices
A substrate (300) for use in semiconductor devices, having first (301a) and second (301b) surfaces and a base structure including insulating material. A...
Method of photolithographically forming extremely narrow transistor gate
A method of forming a narrow feature, such as a gate electrode (14) in an integrated circuit is disclosed. A gate layer (14) such as polycrystalline silicon is...
Methods for transistor gate fabrication and for reducing high-k gate
Methods are disclosed for fabricating transistor gate structures in which high-k dielectric layer roughness is reduced by formation of a nucleation promotion...
Process of operating a processor with domains and clocks
A data processing device formed in a single semiconductor chip. The data processing device includes an electronic processor, and on-chip peripheral circuitry...
Bit field processor
An execution unit for a processing engine comprising first head part circuitry for deriving an intermediate signal from an input signal. The execution unit also...
MMU descriptor having big/little endian bit to control the transfer data
A digital system is provided with a memory (506) shared by several initiator resources (540-550), wherein a portion of the initiator resources are big endian and...
Time-out counter for multiple transaction bus system bus bridge
The time-out counter of this invention provides a capability in a bus bridge for a first bus master to generate a time-out interrupt on reads from a second bus...
Multi-dimensional galois field multiplier
An implementation of a multi-dimensional Galois field multiplier and a method of Galois field multi-dimensional multiplication which are able to support many...
Hybrid digital subscriber loop and voice-band universal serial bus modem
A Universal Serial Bus (USB) modem (14) having two operating modes, namely Digital Subscriber Loop (DSL) mode and a voice-band mode, is disclosed. A USB...
Methods and apparatus for flexible memory access
Memory devices and methods are presented for selectively reading or writing rows or columns of memory cells in a ferroelectric memory array, wherein sense amps...
Synchronization servo mark detector and method having improved phase error
immunity for use in mass data...
A detector (55) and method for detecting a synchronization servo mark (SSM) in a data stream of mass data storage device (10) has a matched filter (56) to...
Temperature compensation trim method
The present invention overcomes the disadvantages of the prior art and provides a new temperature compensation trimming technique. Temperature compensated output...
Semiconductor device and manufacturing method thereof
A type of semiconductor device and its manufacturing method, which can further miniaturize semiconductor devices and reduce design restrictions by minimizing the...
Method for surface mounted power transistor with heat sink
A surface mounted power transistor is provided with a heat sink by positioning a mounting plate of a heat sink between the power transistor and a solder pad on...
Scanning MEMS mirror with reluctance force motor
A movable mirror device driven by a reluctance force motor is provided. A sheet of material has a mirror portion, a hinge portion, and a frame portion formed...
Program debugging system for secure computing device having secure and
The method of secure computing concerns the security of a debugger/emulator tool commonly employed in program development. A private encryption key is used to...
Microprocessor with instructions for shifting data responsive to a signed
A data processing system is provided with a digital signal processor which has an instruction for shifting a source operand in response to a signed shift count...
Batch method for accessing IDE device task registers
The method maps at least one intermediate data register of a first data width into the address space of the computer bus. The computer bus writes data to an...