Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-6,812,676 DC-DC converter and controller for DC-DC converter
A DC--DC converter prevents reverse current from flowing through the inductor, suppresses ringing noise in the low-load state, lowers the power consumption, and...
US-6,812,671 Method and apparatus for controlling current draw while charging a battery array
An apparatus for use with a charge control system for affecting current draw from a charging unit coupled at an input locus of the charge control system for...
US-6,812,669 Resonant scanning mirror driver circuit
A micro-electro-mechanical system (MEMS) resonant scanning mirror driver circuit has separate amplitude and waveshape inputs which allows a relatively slow and...
US-6,812,590 Power supply circuit
External output terminal 28 is clamped by clamping circuit 20, and a current mirror is configured using diode circuit 23 within clamping circuit 20 and detector...
US-6,812,562 Method and apparatus for surface mounted power transistor with heat sink
A surface mounted power transistor is provided with a heat sink by positioning a mounting plate of a heat sink between the power transistor and a solder pad on...
US-6,812,477 Integrated circuit identification
A method for marking a semiconductor wafer 302 includes the steps of: providing a reticle 300 including liquid crystal pixels; positioning the semiconductor...
US-6,812,073 Source drain and extension dopant concentration
A method of forming a semiconductor device includes forming one or more sidewall spacer layers on the outer surface of a gate stack. At least one region of an at...
US-6,812,050 System and method of evaluating gate oxide integrity for semiconductor microchips
The present invention provides a system and method for evaluating gate oxide integrity in a semiconductor wafer. The system may include: a semiconductor wafer; a...
US-6,811,669 Methods and apparatus for improved current density and feature fill control in ECD reactors
Apparatus and methods are disclosed for electroplating conductive films on semiconductor wafers, wherein field adjustment apparatus is located in a reservoir...
US-6,810,520 Programmable multi-standard MAC architecture
The present invention provides a method, system and apparatus for managing data flow over an open system interconnection type network (10) which includes a...
US-6,810,475 Processor with pipeline conflict resolution using distributed arbitration and shadow registers
A processing engine including a processor pipeline 820 with a number of pipeline stages, a number of resources and a pipeline protection mechanism. The pipeline...
US-6,810,044 Order broadcast management (IOBMAN) scheme
The present invention is a method and system for managing memory in a communication device which operates in a shared access media environment. In one aspect of...
US-6,809,954 Circuit and method for reducing access transistor gate oxide stress
A memory circuit and method for reducing gate oxide stress is disclosed. The circuit includes a memory cell for storing data. The memory cell has a first 106 and...
US-6,809,598 Hybrid of predictive and closed-loop phase-domain digital PLL architecture
A phase-domain digital PLL loop is implemented using a hybrid of predictive and closed-loop architecture that allows direct DCO oscillator transmit modulation in...
US-6,809,590 Output stage using positive feedback to provide large current sourcing capability
An output stage provides increased current sourcing capability through a technique of local positive feedback. Current through a transistor MP2 is mirrored by...
US-6,809,556 Self-compensating glitch free clock switch
A glitch free self-correcting clock switching mechanism operative to switch between two clocks in a glitch free manner while compensating for the ambiguity...
US-6,809,394 Dual metal-alloy nitride gate electrodes
An embodiment of the invention is a gate electrode 70 having a nitrided high work function metal alloy 170 and a low work function nitrided metal alloy 190....
US-6,809,370 High-k gate dielectric with uniform nitrogen profile and methods for making the same
High-k transistor gate structures and fabrication methods therefor are provided, wherein a gate dielectric interface region near a semiconductor substrate is...
US-6,808,997 Complementary junction-narrowing implants for ultra-shallow junctions
Methods are disclosed for forming ultra shallow junctions in semiconductor substrates using multiple ion implantation steps. The ion implantation steps include...
US-6,808,943 Method of fabricating wire bond integrity test system
An improved bond integrity test system is provided by eliminating the spring loaded wire spool cover which contributes to particulate matter, and by addition of...
US-6,808,942 Method for controlling a critical dimension (CD) in an etch process
The present invention provides a method for determining resist trim times in an etch process. In one embodiment of the invention, the method for determining...
US-6,807,661 Correcting a mask pattern using a clip mask
Correcting a mask pattern includes partitioning the mask pattern to yield templates. The following is repeated for each template to generate correction data: a...
US-6,807,498 Method for measuring PLL lock time
A method of measuring the PLL lock time includes deriving the PLL frequency-settling function by demodulation and envelope extraction in the time domain. The PLL...
US-6,807,400 Batteryless transponder
A batteryless transponder (10) which acquires its supply energy in that it rectifies an RF interrogation pulse transmitted by an interrogation device during a...
US-6,807,080 Enhanced storage states in an memory
A memory with mechanisms for enhancing storage states without boosting voltages to levels that damage storage cell structures. A storage cell according to the...
US-6,807,040 Over-current protection circuit and method
Over-current protection is accomplished in an output transistor (MP) of an electronic circuit wherein an input signal (Vgatedrive) Is Applying to a first...
US-6,806,993 Method for lubricating MEMS components
The present invention provides, in one aspect, a method of manufacturing a MEMS assembly. In one embodiment, the method includes mounting a MEMS device, such as...
US-6,806,901 Controlling the range and resolution of offset correction applied to the output of a charge coupled device
An offset correction circuit which enables a designer to control the correction range irrespective of the amplification sought to be achieved to the image...
US-6,806,859 Signal line driving circuit for an LCD display
A signal line drive circuit for an LCD display having a reduced chip size and circuit scale. The drive part for two neighboring channels has a pair of registers...
US-6,806,830 Electronic device precision location via local broadcast signals
A location determination apparatus, method and system (10, 23, 26, 32, 36, 48, 52, 60, 64, 74, 78, 84, 90, 106) that is an improvement upon existing location...
US-6,806,783 Circuit assembly for generating RF oscillation plucking pulses
In a circuit assembly for generating pulses sustaining or "plucking" RF oscillations in a resonant circuit (12) of transponder (10) having no battery power...
US-6,806,781 Tuning circuit having electronically trimmed VCO
A voltage controlled oscillator (38) includes an LC tank (20) and a capacitor bank (21). LC tank (20) includes an inductor (12) and a varactor (14). The...
US-6,806,780 Efficient modulation compensation of sigma delta fractional phase locked loop
A technique is provided for achieving efficient modulation compensation of a .SIGMA..DELTA. fractional PLL. The parameters of the PLL TF are the gain, K.sub.pll,...
US-6,806,762 Circuit and method to facilitate threshold voltage extraction and facilitate operation of a capacitor multiplier
A system and method to extract a threshold voltage for a MOSFET include first and second stages, which include inputs that receive functionally related input...
US-6,806,690 Ultra-low quiescent current low dropout (LDO) voltage regulator with dynamic bias and bandwidth
An LDO regulator automatically switches from the SLEEP mode to the ON mode without the need for an externally generated control signal. The LDO regulator...
US-6,806,541 Field effect transistor with improved isolation structures
An electronic device architecture is described comprising a field effect device in an active region 22 of a substrate 10. Channel stop implant regions 28a and...
US-6,806,196 High precision integrated circuit capacitors
A polysilicon layer (30) is formed on a dielectric region (20). An optional metal silicide layer (50) can be formed on the polysilicon layer. A dielectric layer...
US-6,806,195 Manufacturing method of semiconductor IC device
To provide a manufacturing method of the semiconductor IC device having fine-structure connecting holes or trenches with high dimensional precision. There is the...
US-6,806,193 CMP in-situ conditioning with pad and retaining ring clean
A method for preconditioning a CMP polishing pad and retaining ring prior to semiconductor wafer polishing. In the method of the present invention, the retaining...
US-6,806,159 Method for manufacturing a semiconductor device with sinker contact region
A method for manufacturing a semiconductor device includes forming a buried layer of a semiconductor substrate. An active region is formed adjacent at least a...
US-6,806,151 Methods and apparatus for inducing stress in a semiconductor device
Methods and apparatus are disclosed for selectively inducing stress in a semiconductor device, wherein a first region of a substrate is implanted so as to induce...
US-6,806,149 Sidewall processes using alkylsilane precursors for MOS transistor fabrication
A method for using alkylsilane precursors during the sidewall formation process in MOS transistor fabrication processes. Alkylsilane precursors are used to form...
US-6,806,103 Method for fabricating semiconductor devices that uses efficient plasmas
The present invention provides, in one embodiment, process of treating a target semiconductor surface. The process includes exposing a test surface to a plasma...
US-6,806,101 Ferroelectric capacitor plasma charging monitor
Plasma charging devices and methods are disclosed for detecting plasma charging during semiconductor wafer processing. Charging monitors are disclosed having...
US-6,805,614 Multilayered CMP stop for flat planarization
A three layer film (116/114/112), such as nitride/oxide/nitride for a CMP stop layer (110). A gap filling material (120) is polished, stopping on the first film...
US-6,804,725 IC with state machine controlled linking module
A TAP linking module provides for control and access of plural TAPs on an IC through one set of JTAG signal pins. The IC includes plural circuit modules, each...
US-6,804,697 Circuit for precise measurement of the average value of the outputs of multiple circuit unit elements
An averaging circuit includes: input signal nodes for providing input signals 330; a multiplexing circuit 320 coupled to the input signal nodes for switching...
US-6,804,311 Diversity detection for WCDMA
A circuit for detecting a transmit diversity signal comprises a first circuit (706) arranged to receive a first synchronization code. The first synchronization...
US-6,804,291 Device and method of digital gain programming using sigma-delta modulator
A sigma delta modulator (350) can be utilized in the Digital-to-Analog (DAC) portion (144) of a modem (120) to achieve a desired level of gain programming. A set...
US-6,804,244 Integrated circuits for packet communications
A process (111,101) of sending packets of real-time information at a sender (311) includes steps of initially generating at the sender the packets of real-time...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.