Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-6,697,003 System and method for dynamic element matching
Dynamic element matching systems and methods are provided in which a current dynamic element matching code is generated according to a previous dynamic element...
US-6,696,998 Apparatus for generating at least one digital output signal representative of an analog signal
An apparatus for generating a digital signal representative of an analog signal includes two signal conversion devices, each having an analog signal section...
US-6,696,896 Method for implementing high frequency programmable poles and zeros in disk drive preamplifiers
A pole and zero circuit for changing the position of a pole, or a zero, of an amplifier including a capacitor to change the position of the pole or zero for the...
US-6,696,861 Switch mode regulator controller using hybrid technique
A switch mode controller circuit includes: a hysteretic comparator HYST_COMP for monitoring an output of a switch mode circuit; a standard comparator PHASE_COMP...
US-6,696,824 Reduction of external component count in variable voltage integrated DC/DC converter
A variable DC/DC converter system is provided that includes a feedback voltage device and a compensation device. The compensation device and compensation...
US-6,696,757 Contact structure for reliable metallic interconnection
A metallurgical interconnection for electronic devices is described, wherein the interconnection has first and second interconnection metals. The first metal is...
US-6,696,644 Polymer-embedded solder bumps for reliable plastic package attachment
A plastic package for use in semiconductor devices, which has a plurality of metallic terminals exposed on a package surface and a metallic bump attached to each...
US-6,696,337 Method of manufacturing a semiconductor integrated circuit device having a memory cell array and a peripheral...
In semiconductor integrated circuit device having a DRAM including a memory cell portion formed at a first portion of a main surface of a semiconductor substrate...
US-6,696,332 Bilayer deposition to avoid unwanted interfacial reactions during high K gate dielectric processing
Methods are disclosed for forming gate dielectrics for MOSFET transistors, wherein a bilayer deposition of a nitride layer and an oxide layer are used to form a...
US-6,694,467 Low power testing of very large circuits
Plural scan test paths (401) are provided to reduce power consumed during testing such as combinational logic (101). A state machine (408) operates according to...
US-6,694,465 Low overhead input and output boundary scan cells
Input and output boundary scan cells respectively include latchable input and output buffers (103,40) which respectively utilize the input and output buffers of...
US-6,694,385 Configuration bus reconfigurable/reprogrammable interface for expanded direct memory access processor
The configuration bus interconnection protocol provides the configuration interfaces to the memory-mapped registers throughout the digital signal processor chip....
US-6,694,123 Talking book method and system
A talking book and a method of authoring a talking book is presented where the talking book includes a synthesizer, an audio system, a memory, a display, and...
US-6,694,063 Offset correction of the output of a charge coupled device
An offset is used to correct the output of a charge coupled device (CCD). The correction to the offset is determined by an exponential curve which allows for...
US-6,693,719 Path to trapezoid decomposition of polygons for printing files in a page description language
This invention cures many inefficiencies with known scan conversion methods. This invention employs an edge array rather than a set linked list from an array of...
US-6,693,478 System and method for implementing soft power up
A system and method are disclosed to help protect a node of associated circuitry from overshooting or undershooting, such as can be associated with power up or...
US-6,693,357 Methods and semiconductor devices with wiring layer fill structures to improve planarization uniformity
Semiconductor devices and manufacturing methods therefor are disclosed, in which conductive fill structures are provided in fill regions in an interconnect...
US-6,693,356 Copper transition layer for improving copper interconnection reliability
The structure and the fabrication method of an integrated circuit in the horizontal surface of a semiconductor body comprising a dielectric layer over said...
US-6,692,976 Post-etch cleaning treatment
The present disclosure relates to a post-etch cleaning treatment for a semiconductor device such as a FeRAM. The treatment comprises providing an etchant...
US-6,692,697 Versatile flow cell front-end for optically-based integrated sensors
A versatile flow cell front-end (104) for storing and delivering reagents, test samples, and other transportable materials within an optically-based integrated...
US-6,692,633 Sacrificial anode for corrosion protection of semiconductor metallization during sawing
Resistance to corrosion of aluminum metallization on semiconductor devices during wafer sawing process is provided by a sacrificial anode containing magnesium in...
US-6,692,249 Hot liner insertion/removal fixture
A fixture (30) adapted to permit the heated exchange of a liner (14) from an operating vertical furnace (10). The fixture is adapted to secure to the base of the...
US-6,691,298 Memory management in embedded system with design time object instantiation
A system and method is provided for enabling the reuse of algorithms in multiple application frameworks with no alterations required of the algorithm once it is...
US-6,691,240 System and method of implementing variabe length delay instructions, which prevents overlapping lifetime...
A method for implementing a variable length delay instruction includes the steps of designating a source register for holding information and designating a...
US-6,691,216 Shared program memory for use in multicore DSP devices
A multi-core DSP device includes a shared program memory to eliminate redundancy and thereby reduce the size and power consumption of the DSP device. Because...
US-6,691,186 Dual sequencer based disk formatter
The present invention provides for a dual sequencer for use in a peripheral storage device system, as well as a new protocol for data retrieval/storage in...
US-6,691,077 Capture and conversion of mixed-signal test stimuli
A technique for translating design test bench generated signals into an Automated-Test-Equipment compatible format using existing digital pattern conversion...
US-6,690,888 Method for establishing and maintaining optical, open-air communications link
A method for controlling an optical, path-to-sight link, the optical link including a source of light having a beam of light, a controllable beam steering device...
US-6,690,750 Flexible Viterbi decoder for wireless applications
A Viterbi decoder system is provided in accordance with the present invention. The decoder system includes a State Metric Update unit including a state metric...
US-6,690,668 Modular interconnection of network switches
Network switching systems (10, 110, 210, 310, 410) for use in an Ethernet network are disclosed. Each of the switching systems includes switch devices (20)...
US-6,690,259 Security system to enable authenticated access of an individual to a protected area
A security system to enable authenticated access of an individual to a protected area, including a remote control unit (22) with a transponder (28), carried by...
US-6,690,242 Delay circuit with current steering output symmetry and supply voltage insensitivity
A circuit for providing a symmetrical output signal to a communication system. The circuit includes an input circuit (22 and 24) for receiving an input signal...
US-6,690,228 Bandgap voltage reference insensitive to voltage offset
A bandgap reference circuit. The circuit includes a first current mirror having a first mirror transistor and a second mirror transistor. A holding circuit has...
US-6,690,147 LDO voltage regulator having efficient current frequency compensation
A low drop out linear voltage regulator (200) overcomes the dynamic quiescent current limitation by creating an internal zero that moves in the same direction...
US-6,690,066 Minimization and linearization of ESD parasitic capacitance in integrated circuits
An integrated circuit protecting an I/O pad 303 against an ESD pulse, the circuit having in the same substrate a discharge sub-circuit 301 and a drive...
US-6,689,686 System and method for electroplating fine geometries
An electroplating system is described which provides for the formation of a conductive layer on a workpiece. The current used to electroplate the workpiece is...
US-6,689,678 Process for fabricating ball grid array package for enhanced stress tolerance
The thermomechanical stress sensitivity of ball grid array (BGA) solder connections is significantly reduced, when the solder connections solidify in column-like...
US-6,689,634 Modeling technique for selectively depopulating electrical contacts from a foot print of a grid array (BGA or...
A modeling technique for selectively depopulating solder balls (12) (and their respective solder ball pads (34), vias (32) and traces or lines (30)) from a...
US-6,688,453 Railing for a boat conveyor system
A conveyor system (30) comprises: a boat (20), a feed belt (36), a feed pulley (38), and improved railings (34). The boat (20) is adapted to carry a component or...
US-6,687,973 Optimized metal fuse process
A metal fuse process that uses a thinner (e.g., 6000 .ANG.) oxide (108) over the top interconnect (102). The oxide (108) is removed over the probe pads (106) for...
US-6,687,796 Multi-channel DMA with request scheduling
A digital system is provided with a multi-channel DMA controller (400) for transferring data between various resources (401, 402). Each channel includes a source...
US-6,687,779 Method and apparatus for transmitting control information across a serialized bus interface
A bus interface device includes a parallel input configured to be coupled to a bus (20), such as a primary PCI bus. The device also includes a parallel data...
US-6,687,777 Apparatus and method of connecting and interfacing active device components
A method and apparatus of connecting an active computing device (15) to an active peripheral option (20) comprising the steps of making a physical connection...
US-6,687,775 Dual purpose serial/parallel data transfer device for peripheral storage device
A peripheral storage device system and a data transfer device for use in a peripheral storage device system are disclosed, which provide for selective...
US-6,687,769 Serial peripheral interface with high performance buffering scheme
The serial peripheral interface and high performance buffering scheme according to the present invention addresses many of the shortcomings of the prior art. In...
US-6,687,642 Condition responsive sense system and method
An application specific integrated circuit or ASIC (MSC) is connected to a plurality of bridge type sense elements (1-6) for analog multiplexing (10a, 10b, 10c)...
US-6,687,489 Implementing RF power measurements in a broadband communications device
The invention provides systems, methods, and devices that compensate for temperature, frequency, and sampling effects in a broadband communication device's power...
US-6,687,412 Method and system for generating image compression quantization matrices
A system (100) for generating image compression matrices is disclosed. The present invention includes an image (102) having pixel block arrays (104). The present...
US-6,687,376 High-speed long code generation with arbitrary delay
A circuit is designed with a first register circuit (364) arranged to store a state matrix. A memory circuit (710) is arranged to store a plurality of ...
US-6,687,292 Timing phase acquisition method and device for telecommunications systems
A timing phase acquisition method and device for burst modems includes an receiver designed to initialize an equalizer filter by matching clock of the equalizer...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.