Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-6,596,584 Method for fabricating a self-aligned source line flash memory device
A method for fabricating a flash memory device having a self-aligned source includes providing a semiconductor substrate having a source region separated from a...
US-6,596,554 Body-tied-to-source partially depleted SOI MOSFET
A silicon-on-oxide MOS transistor is disclosed which has an implanted region on the source side of the gate electrode for making contact with the body node. A...
US-6,596,547 Methods of preventing reduction of IrOx during PZT formation by metalorganic chemical vapor deposition or other...
A method of fabricating a ferroelectric capacitor is disclosed. The method comprises decreasing a reduction in a bottom electrode material during formation of...
US-6,594,789 Input data capture boundary cell connected to target circuit output
Scan testing of plural electrical circuits (C1-C3) is accelerated by re-using one circuit's (C1's) scan test response data as scan test stimulus data for another...
US-6,594,713 Hub interface unit and application unit interfaces for expanded direct memory access processor
An expanded direct memory access processor has ports which may be divided into two sections. The first is an application specific design referred to as the...
US-6,594,711 Method and apparatus for operating one or more caches in conjunction with direct memory access controller
A data processing apparatus includes a data processor core having integral cache memory and local memory, and external memory interface and a direct memory...
US-6,594,680 Psuedo-random noise sequence generating system
Multiple PN sequences are generated in parallel using multiple LFSRs (10) or multiple mask circuits (40) coupled to a single LFSR. The offsets between PN...
US-6,594,473 Wireless system with transmitter having multiple transmit antennas and combining open loop and closed loop...
A wireless communication system (40). The system comprises transmitter circuitry (42) comprising encoder circuitry (44) for receiving a plurality of symbols...
US-6,594,387 Enhanced color correction
A method and apparatus for correcting the color of an image signal. Data in a first color space such as RGB is converted (502) to primary/secondary/neutral color...
US-6,594,275 Fibre channel host bus adapter having multi-frequency clock buffer for reduced power consumption
A Fiber Channel host bus adapter has a low power, high speed serial to parallel data converter for converting asynchronous serial data into clock aligned,...
US-6,594,101 Read head protection circuit and method
A circuit (80) and method (84) for protecting read heads (18) of a hard-disk drive system (100). Capacitor C.sub.1 is controllably coupled to a dummy head...
US-6,594,018 Miniature integrated multiple channel surface plasmon resonance liquid sensor
A surface plasmon resonance sensor capable of determining the property of several liquids at varying times or simultaneously without the need for a reflecting...
US-6,593,818 Circuit configuration for the compensation of leakage currents in a voltage-controlled oscillator of a PLL circuit
In a circuit configuration for the compensation of leakage currents in a voltage-controlled oscillator (12) of a PLL circuit (10), a control voltage is applied...
US-6,593,809 Circuit for widening the stereobase in the reproduction of stereophonic sound signals
A circuit for widening the stereobase in the reproduction of stereophonic sound signals contains one amplifier (10, 34) each for the stereo signals assigned to...
US-6,593,783 Compensation circuit for fractional-N frequency PLL synthesizer
Frequency synthesizer (1) has compensation circuit (45) and correction circuit (10). Compensation circuit (45) has compensation capacitor (46), while correction...
US-6,593,773 Power saving circuitry using predictive logic
To conserve power in a circuit where a high-speed signal HSIG controls combinational logic (10), while a low-speed signal LCLK drives a logic/memory circuit (12)...
US-6,593,638 Lightly donor doped electrodes for high-dielectric-constant materials
A preferred embodiment of this invention comprises a conductive lightly donor doped perovskite layer (e.g. lightly La doped BST 34), and a ...
US-6,593,630 Memory cell with reduced coupling between pass transistor and drive transistor bodies and method
According to one embodiment of the present invention, a semiconductor structure includes an SOI memory cell having a pass transistor having a body and a driver...
US-6,593,033 Attenuated rim phase shift mask
An embodiment of the instant invention is a mask having a pattern which is transferred to a layer overlying a semiconductor wafer, the mask comprising: a...
US-6,592,676 Chemical solution and method for reducing the metal contamination on the surface of a semiconductor substrate
The present invention is related to a method for reducing the metal contamination on a surface of a semiconductor substrate wherein said substrate is submitted...
US-6,591,409 Measuring integrated circuit layout efficiency
A method and system of measuring layout efficiency is disclosed wherein after the initial layout (A), and the layout is drawn (B) a layout verification step C...
US-6,591,390 CRC-based adaptive halting turbo decoder and method of use
A CRC-based adaptive halting turbo decoder applies a CRC code to identify internally generated information sequences. The information sequences are encoded with...
US-6,591,230 Coprocessor for synthesizing signals based upon quadratic polynomial sinusoids
A coprocessor (15) for synthesizing a signal from the sum of sinusoids preferably includes an electronic system (20) having a host processor (12) that forwards...
US-6,591,205 Pseudo arbitrary waveform generator
A method of waveform generation using a VLSI digital tester unit without an arbitrary waveform generator. A software application produces a series of vectors to...
US-6,591,022 Illumination system for scrolling color recycling
Distortion optics are used to efficiently couple a spiral color wheel and an orthogonal modulator. Light 602 from a light source enters an aperture in a...
US-6,590,884 Method and apparatus providing spatial diversity within an indoor network
A method and architecture that provides network level spatial diversity using multiple indoor access points (70) has a transceiver coupled to each wireless...
US-6,590,843 DVD radial runout cancellation with self-calibration
A self-calibrating radial runout cancellation method for DVD optical disc media. The radial runout of an optical disc is first measured, during closed-loop...
US-6,590,799 On-chip charge distribution measurement circuit
A method and circuit for measuring a charge distribution for readout from FeRAM cells is fast enough for an on-chip defect detection and parameter adjustment. A...
US-6,590,798 Apparatus and methods for imprint reduction for ferroelectric memory cell
Memory devices and methods are disclosed for reading a restoring data from and to ferroelectric memory cells, wherein a data bit is sensed from a data memory...
US-6,590,549 Analog pulse width modulation of video data
A micromirror capable of analog pulse width modulation, and method thereof A capacitor (406) in each micromirror element stores a charge representative of one...
US-6,590,513 Data acquisition system using predictive conversion
A data acquisition system uses an analog-to-digital converter (ADC) that includes a prediction feedback element. Using the computing power of a digital signal...
US-6,590,458 Clock generator circuit with a PLL having an output frequency cycled in a range to reduce unwanted radiation
A clock generator including a PLL circuit serves to generate an output frequency cycled in a predefined range and containing a desired clock frequency. The PLL...
US-6,590,448 Operational amplifier topology and method
A technique is disclosed which facilitates the layout of op amp cells, for example, two-stage op amp cells or three-stage op amp cells, to provide larger...
US-6,590,436 System and method of translating wide common mode voltage ranges into narrow common mode voltage ranges
A system and method is provided for translating a wide common mode voltage range into a narrow common mode voltage range. The system and method extend the common...
US-6,590,431 Maintaining substantially constant trans-conductance without substantially changing power consumption
The current passing in a main trans-conductor circuit is compared in analog domain with a reference current. If the passing current exceeds the reference...
US-6,590,225 Die testing using top surface test pads
Timely testing of die on wafer reduces the cost to manufacture ICs. This disclosure describes a die test structure and process to reduce test time by adding test...
US-6,589,865 Low pressure, low temperature, semiconductor gap filling process
A structure and process is provided for filling integrated circuit cavities such as contacts and vias. These structures are filled at relatively low temperatures...
US-6,589,800 Method of estimation of wafer-to-wafer thickness
A method for extracting wafer-to-wafer thickness variation from interferometry signals off patterned (product) wafer polish during non-endpointed CMP. The method...
US-6,587,689 Multi-sensor assisted cellular handoff technique
A system and method for assisting in handoff in a cellular communication system. The system includes a base station having a data base of patterns of known...
US-6,587,529 Phase detector architecture for phase error estimating and zero phase restarting
A system and method for enabling an efficient Zero Phase Restart (ZPR) of a device. The structure is based on deploying normalized timing gradient (NTG) blocks...
US-6,587,378 Apparatus and method for refreshing a flash memory unit
In a Flash memory unit, the storage of a logic signal in the memory cells is determined by performing a READ operation. The NORMAL READ operation requires that...
US-6,587,367 Dummy cell structure for 1T1C FeRAM cell array
A ferroelectric memory structure is described for the 1T1C arrangement in ferroelectric capacitor cell array for FeRAM memory device applications. The device...
US-6,587,296 Capacitor bias recovery methodology
A preamplifier circuit for a hard disk drive system comprises a preamplifier circuit having a bias voltage circuit stage associated therewith. The preamplifier...
US-6,587,159 Projector for digital cinema
A digital cinema projection system (200) for projecting images onto a display screen. The projection system (200) comprises a lamp console (102) and a projector...
US-6,587,062 Flexible interface circuit and method for delta sigma A/D converters
A multi-mode interface circuit for coupling a delta sigma modulator (24) to a processor includes a decoder 20 for decoding mode selection inputs to produce a...
US-6,586,985 Methods and apparatus for trimming packaged electrical devices
An electrical device is disclosed, comprising electrical components forming an electrical circuit, with a trim circuit comprising two or more trim cells...
US-6,586,839 Approach to structurally reinforcing the mechanical performance of silicon level interconnect layers
A conductive via pattern (110) between the uppermost metal interconnect layer (M.sub.n) and next underlying metal interconnect layer (M.sub.n-1) in the bond pad...
US-6,586,676 Plastic chip-scale package having integrated passive components
A semiconductor device has passive components integrated with the circuit and encapsulated in a plastic package for solder ball or leaded attachment. A plastic...
US-6,586,334 Reducing copper line resistivity by smoothing trench and via sidewalls
A method of fabricating an integrated circuit. A thin liner (110, 210, 310) is deposited over dielectric layer including within a trench (108) and/or via (106)....
US-6,586,315 Whole wafer MEMS release process
A process for manufacturing a wafer having a multiplicity of MEMS devices such as mirrors with gimbals formed thereon is disclosed. The devices on the wafer...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.