At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Dual edge-triggered retention flip-flop
A dual edge triggered retention flip-flop reduces clock tree power dissipation in an active mode and leakage power in a low-power (e.g., standby) mode. For...
Switched mode assisted linear regulator with decoupled output impedance
and signal path bandwidth
A switched mode assisted linear (SMAL) amplifier/regulator architecture can be configured to supply regulated power to a dynamic load, such as an RF power...
Baluns for RF signal conversion and impedance matching
A magnetically-coupled structure is integrated with an integrated circuit in back end-of-line (BEOL) digital CMOS fabrication processes. A differential primary...
Method to match SOI transistors using a local heater element
An integrated circuit with a matched transistor pair with a matching resistance heater coupled to each transistor of the matched transistor pair. A method for...
Schottky diodes for replacement metal gate integrated circuits
An integrated circuit and method with a metal gate transistor and with a Schottky diode where the metal used to form the Schottky diode is the metal used to...
Integrated circuit package
A method of making an integrated circuit (IC) package including electrically and physically attaching a die to an interposer, attaching the interposer to a...
Integrated circuit with automatic total ionizing dose (TID) exposure
Integrated circuits and methods for deactivating user circuit operation with one or more wide channel sensing transistors biased to an on condition for exposure...
Method and apparatus for asynchronous FIFO circuit
The disclosure provides an asynchronous FIFO circuit that includes a data memory which is coupled to a write data path and a read data path. The data memory...
Haptic actuator controller
An apparatus and method for controlling a haptic actuator. A haptic actuator controller can includes driver input amplifier, an actuator feedback amplifier, an...
Automatic calibration method for active and reactive power measurement
A system is provided for calibrating a device. The system includes a reference component, a sampling component, a calibration component, a comparing component...
Mixing apparatus for mixing bonding adhesive at die bonder before dispense
A moveable dispenser assembly including is shown. The dispenser includes a reservoir having bonding adhesive therein including particles and a liquid carrier....
System and method for adaptively allocating resources in a transcoder
An adaptive transcoder is provided that includes a shared memory containing a plurality of decoder buffers to store incoming data packets, a plurality of...
MIMO PGRC system and method
A method of transmitting a wireless signal (FIGS. 3A-3C) is disclosed. A data stream is divided (306) into a first data stream and a second data stream. The...
CML output driver
An integrated circuit (IC) for driving a light emitting semiconductor device is provided. The IC includes an input stage configured to receive a first input...
Downlink 8 Tx codebook sub-sampling for CSI feedback
This invention is codebook sub-sampling of the reporting of RI, CQI, W1 and W2. If CSI mode 1 is selected RI and W1 are jointly encoded using codebook...
Advanced switch node selection for power line communications network
An algorithm for the promotion of terminal nodes to switch nodes in a PLC network reduces overall network overhead and collisions, while ensuring the...
System and method for multi channel sampling SAR ADC
A device includes a SAR, a comparator, a DAC and a multichannel passive S/H component. The multichannel passive S/H component is able to sample and hold a...
A level shifter is provided. This level shifter includes a first driver, a second driver, a capacitor, and a common mode circuit. The first driver has a first...
Dual-port positive level sensitive reset data retention latch
In an embodiment of the invention, a dual-port positive level sensitive reset data retention latch contains a clocked inverter and a dual-port latch. Data is...
Noninvasive monitoring of a photovoltaic system
A method for determining a photovoltaic (PV) current from each of a plurality of PV elements arranged in a differential network is provided. The differential...
Circuits and methods of determining position and velocity of a rotor
A motor controller includes a square wave voltage generator and adding circuitry for adding the square wave voltage to a first drive voltage that is connectable...
DC-DC converter with adaptive minimum on-time
A DC-DC converter has a high-side transistor series with a low-side transistor and an inductor connected to a node therebetween, a gate driver circuit has a...
ESD protection using diode-isolated gate-grounded nMOS with diode string
An ESD protection circuit with a diode string coupled to a diode-isolated, gate-grounded NMOS ESD device. A method of forming an ESD protection circuit with a...
Single pattern high precision capacitor
An integrated circuit contains a high precision capacitor having a bottom plate, a dielectric layer over the bottom plate, a capacitor opening in the dielectric...
High quality dielectric for hi-k last replacement gate transistors
A replacement metal gate transistor is formed with high quality gate dielectric under the high-k dielectric. The high quality gate dielectric is formed on the...
Circuit design synthesis tool with export to a computer-aided design
A method (and related apparatus) includes receiving user input and generating at least one of schematic content for a circuit based on the received user input...
Level one data cache line lock and enhanced snoop protocol during cache
victims and writebacks to maintain...
This invention assures cache coherence in a multi-level cache system upon eviction of a higher level cache line. A victim buffer stored data on evicted lines....
Power management apparatus with rapid short response and full load
A voltage feedback loop employed with a power distribution switch rapidly responds to a predetermined drop in output voltage to increase the resistance of the...
CLK/TMS counter having reset output coupled to fourth count output
Control events may be signaled to a target system having a plurality of components coupled to a scan path by using the clock and data signals of the scan path....
Single transceiver ultrasonic flow meter having an array of transducer
Elements of a single beam-forming array of ultrasonic transducer elements are selectively activated to direct two or more ultrasonic beams to a series of...
Method and system for video picture intra-prediction estimation
Several systems and methods for intra-prediction estimation of video pictures are disclosed. In an embodiment, the method includes accessing four `N.times.N`...
Maintaining distortion-free projection from a mobile device
A mobile device, such as a smart phone, is provided with a camera and a projector. A user may select a still image or a video sequence and project it onto a...
Clock drift compensation applying paired clock compensation values to
In at least some embodiments, an electronic device includes a data sink and a buffer coupled to the data sink. The buffer is configured to receive streaming...
Rank and PMI in download control signaling for uplink single-user MIMO (UL
A method of operating a user equipment device includes extracting at least one rank indicator (RI) from an uplink grant, and adapting a transmission rank in...
Asymmetric channels in power line communications
Apparatus (and related methods) for a power line communication network include a processor configured to receive beacons over a communication interface. The...
Line receiver circuit with active termination
A circuit for receiving digital signals over a transmission line. A feedback circuit is coupled to an input node of the transmission line and adjusts the input...
MEMS electrostatic actuator
A MEMS electrostatic actuator includes a bottom plate affixed to a substrate and a top plate suspended above the bottom plate. The top plate has a parallel...
Fast high-side power FET gate sense circuit for high voltage applications
A circuit for sensing gate voltage of a power FET. A switching circuit includes a switching FET having a high voltage rating, its drain coupled to the gate of...
Devices having inhomogeneous silicide schottky barrier contacts
A method of fabricating Schottky barrier contacts for an integrated circuit (IC). A substrate including a silicon including surface is provided having a...
Method and apparatus for concurrent test of flash memory cores
An apparatus for concurrent test of a set of flash memory banks apparatus includes a memory data path (MDP) module coupled to a test controller. The MDP module...
Optically efficient polarized projector
A pixel array display system which has an illumination source with a plurality of emitters in a sparse array, collimators in front of the emitters, a condenser...
Fluxgate magnetic sensor readout apparatus
Compact, low power fluxgate magnetic sensor readout circuits and apparatus are presented in which demodulator or rectifier circuit to modulates a sense signal...
Handling slower scan outputs at optimal frequency
An embodiment provides a circuit for testing an integrated circuit. The circuit includes a scan compression architecture driven by a scan clock and generates M...
IC tap with dual port router and additional update input
This disclosure describes a test architecture that supports a common approach to testing individual die and dies in a 3D stack arrangement. The test...
Interposer monitor coupled to clock, start, enable of monitor trigger
The disclosure describes a novel method and apparatus for improving interposers to include embedded monitoring instruments for real time monitoring digital...
System and method for collision rate reduction in MIMO narrowband power
A PLC network system and method operative with OFDM for generating MIMO frames with suitable preamble portions configured to provide backward compatibility with...
Access and power management for centralized networks
A system and method for managing power in a subnet having a hub in communication with one or more nodes is disclosed. The hub and nodes communicate using one or...
Method, system and computer program product for wirelessly connecting a
device to a network
A device wirelessly receives first and second identifiers contemporaneously from a network. The first identifier indicates that the network operates in a first...
Packet processing VLIW action unit with or-multi-ported instruction memory
An embodiment of the invention includes a memory and apparatus for packet processing in a switching network. The memory includes a plurality of words where each...
Local oscillator phase noise tracking for single carrier transmission
A system and method for tracking noise in a received signal uses a forward/backward Decision-Directed Phase Tracking Loop to generate a phase-noise compensation...