Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,130,636 Low power, low out-of-band harmonic content radio
A radio that includes a transceiver to transmit and receive RF signals. The transceiver including a transmitter, a transformer, and a receiver, the transformer...
US-9,130,560 Edge rate control gate drive circuit and system for low side devices with driver FET
An apparatus, comprising a load; an output FET having a drain coupled to the load; a first and second of a pair strong FETs, wherein: a) a source of the first...
US-9,130,552 Cross-conduction detector for switching regulator
An integrated circuit includes a detector configured to monitor a high-drive signal and a low-drive signal that drives a high-side switch and a low-side switch...
US-9,130,377 System and method for battery pack management using predictive balancing
Predictive battery pack cell balancing apparatus and methods are presented in which active bypass current switching is controlled according to initial balancing...
US-9,129,955 Semiconductor flip-chip system having oblong connectors and reduced trace pitches
A semiconductor chip (102) assembled on a substrate (101). The substrate has a first surface (101a) including conductive traces (110), which have a first length...
US-9,129,886 Integrated piezoelectric resonator and additional active circuit
A semiconductor device comprises a semiconductor wafer; a piezoelectric resonator formed on the wafer, and an active circuit also formed on the wafer. The...
US-9,129,796 Pre-metal deposition clean process
A process of forming an integrated circuit including an MOS transistor, in which a pre-metal deposition cleanup prior to depositing metal for silicide formation...
US-9,129,344 Method and system for padding in a video processing system
A method and system for padding an array of data on-the-fly in a direct memory access (DMA) controller. The method includes receiving the array of data in the...
US-9,129,071 Coherence controller slot architecture allowing zero latency write commit
This invention speeds operation for coherence writes to shared memory. This invention immediately commits to the memory endpoint coherence write data. Thus this...
US-9,128,690 Bus pin reduction and power management
A reduced-pin bus system includes a bus having one or more signal lines that are coupled to a bus power supply through a current limiting device. A master unit...
US-9,128,571 Capacitive touch panel having improved response characteristics
An apparatus is provided. The apparatus comprises a second layer disposed over a first layer. Each of the first and second layers have a set of detection...
US-9,128,503 Unified bandgap voltage curvature correction circuit
A unified bandgap voltage waveform compensation amplifier is arranged having shared input transistor pairs, a shared load resistor, and shared current sources....
US-9,128,499 Apparatus and methods to control peak current mode controlled power converters using selective noise blanking
An apparatus and a method to control peak current mode controlled power converter system using selective noise blanking are disclosed. The control of the peak...
US-9,128,498 Dead-time compensation in a power supply system
A power supply system (10) includes a pulse-width modulation (PWM) system (14) configured to generate a PWM signal. The system (10) also includes a power stage...
US-9,128,152 Interface circuitry with JTAG interface, full and reduced pin interfaces
The disclosure describes a process and apparatus for accessing devices on a substrate. The substrate may include only full pin JTAG devices (504), only reduced...
US-9,128,149 IC scan and test circuitry with up control circuitry
This disclosure describes die test architectures that can be implemented in a first, middle and last die of a die stack. The die test architectures are mainly...
US-9,128,023 Calibration scheme for gas absorption spectra detection
A technique for removing the background from a transmission spectrum including determining performance characteristics of a detector, measuring a transmission...
US-9,124,532 Multiple rank CQI feedback for cellular networks
Single user and multiuser MIMO transmission in a cellular network may be performed by a base station (eNB) transmitting either one, two, or more transmission...
US-9,124,463 Communication device with sleep state indicator and state machine control
A device with an autonomous sleep characteristic, which is in communication with a host, is described. The device includes one or more communication subsystems....
US-9,124,462 Flexible PRBS architecture for a transceiver
An apparatus is provided. The apparatus comprises a polynomial register having a plurality of bits, a first bus, a second bus, and a transceiver that is coupled...
US-9,124,359 Mitigation of interference between wireless networks
A system and method for minimizing or preventing interference between wireless networks is disclosed. A network hub broadcasts a beacon signal within repeating...
US-9,124,324 Dual loop digital predistortion for power amplifiers
A method of predistorting an input signal (902) for an amplifier is disclosed (FIG. 9). The method includes predistorting the input signal with a first set of...
US-9,124,263 Body bias coordinator, method of coordinating a body bias and sub-circuit power supply employing the same
A body bias coordinator is provided for use with a transistor employing a body region. In one example, the body bias coordinator includes a control unit...
US-9,124,177 Systems and methods of smooth light load operation in a DC/DC converter
Systems and devices for smooth light load operation in a DC/DC converter are presented. The disclosed systems and methods enable smooth discontinuous conduction...
US-9,123,802 Vertical trench MOSFET device in integrated power technologies
A semiconductor device having a vertical drain extended MOS transistor may be formed by forming deep trench structures to define at least one vertical drift...
US-9,123,737 Chip to dielectric waveguide interface for sub-millimeter wave communications link
In some developing interconnect technologies, such as chip-to-chip optical interconnect or metal waveguide interconnects, misalignment can be a serious issue....
US-9,123,626 Integrated passive flip chip package
A method for packaging integrated circuit die such that each package includes die with integrated passive components mounted to either the back surface, the...
US-9,123,570 Integration scheme for changing crystal orientation in hybrid orientation technology (HOT) using direct silicon...
Optimizing carrier mobilities in MOS transistors in CMOS ICs requires forming (100)-oriented silicon regions for NMOS and (110) regions for PMOS. Methods such...
US-9,123,562 Layout method to minimize context effects and die area
An integrated circuit with an active geometry with a wide active region and with a narrow active region with at least one jog where said wide active region...
US-9,123,404 Self clocking for data extraction
A self clocking data extraction method is shown that is tolerant of timing jitter, data skew and the presence of multiple edges per data bit. The data is...
US-9,123,300 Electrophoretic display with software recognizing first and second operating formats
Electrophoretic displays (EPDs) and methods for controlling EPDs are disclosed herein. An embodiment of an EPD includes a first operating format, wherein pixels...
US-9,122,609 Caching method and system for video coding
A method of caching reference data in a reference data cache is provided that includes receiving an address of a reference data block in the reference data...
US-9,122,354 Detecting wave gestures near an illuminated surface
A method for wave gesture detection performed by a touch processor in an optical touch detection system is provided. The method includes receiving a sequence of...
US-9,121,906 Semiconductor test system and method
A test controller applies test stimulus signals to the input pads of plural die on a wafer in parallel. The test controller also applies encoded test response...
US-9,121,905 TAP with commandable data register control router and routing circuit
The disclosure describes a novel method and apparatus for improving the operation of a TAP architecture in a device through the use of Command signal inputs to...
US-9,121,904 Tap linking module test access port controller with enable input
An integrated circuit can have plural core circuits, each having a test access port that is defined in IEEE standard 1149.1. Access to and control of these...
US-9,121,903 Parallel scan path distributor/collector controller having serial and control inputs
Functional circuits and cores of circuits are tested on integrated circuits using scan paths. Using parallel scan distributor and collector circuits for these...
US-9,121,767 System clock counter counting ring oscillator pulses during programmed value
A method of programming a ring oscillator for use as a temperature sensor comprises selecting an initial number of delay elements for use in a ring oscillator....
US-9,121,714 Attitude estimation for pedestrian navigation using low cost MEMS accelerometer in mobile applications, and...
A user-heading determining system (10) for pedestrian use includes a multiple-axis accelerometer (110) having acceleration sensors; a device-heading sensor...
US-9,121,106 Method of forming a laminated magnetic core with sputter deposited and electroplated layers
A laminated magnetic core, which has a number of magnetic layers and a number of insulation layers which are arranged so that an insulation layer lies between...
US-9,119,321 Assembly method for converting the precursors to capacitors
A method of assembling a packaged semiconductor device includes dropping a pre-formed capacitor precursor and an integrated circuit on a surface of a substrate....
US-9,118,342 Low power excess loop delay compensation technique for delta-sigma modulators
A delta sigma modulator with an input stage and an output stage. The input stage receives an analog input signal and an output of a first digital to analog...
US-9,118,315 Scheme to improve the performance and reliability in high voltage IO circuits designed using low voltage devices
A high voltage input/output (IO) circuit designed using low voltage devices. The IO circuit receives a first bias voltage and a second bias voltage. The IO...
US-9,118,259 Phase-shifted dual-bridge DC/DC converter with wide-range ZVS and zero circulating current
Disclosed is a family of new DC/DC converters and a new control method. The converter comprises two bridge inverters, two full-wave rectification circuits and a...
US-9,118,239 Power supply control method for constant current constant power control
A digital power supply and power supply controller are presented, including a voltage control loop and a current control loop, with a controller for pulse width...
US-9,117,775 Alignment to multiple layers
A method of aligning a new pattern to more than one previously defined pattern during the manufacture of an integrated circuit. A method of aligning a...
US-9,117,691 Low cost transistors
An integrated circuit containing an analog MOS transistor has an implant mask for a well which blocks well dopants from two diluted regions at edges of the...
US-9,117,687 High voltage CMOS with triple gate oxide
An integrated circuit containing a first plurality of MOS transistors operating in a low voltage range, and a second plurality of MOS transistors operating in a...
US-9,117,535 Single sided bit line restore for power reduction
A memory circuit to reduce active power is disclosed (FIG. 7). The circuit includes a sense amplifier (600). A first bit line (BL) is coupled to a memory array....
US-9,117,106 Use of three-dimensional top-down views for business analytics
A method of analyzing a depth image in a digital system is provided that includes detecting a foreground object in a depth image, wherein the depth image is a...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.