At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Passivation process to prevent TiW corrosion
Disclosed is an under bump metallization structure including a plurality of metal or metal alloy layers formed on chip bond pads with improved reliability due...
Read assist circuit for an SRAM, including a word line suppression circuit
A memory circuit includes a bit cell that receives a word line, complementary bit lines and an array supply voltage; a word line driver coupled to the word...
Power supply brownout protection circuit and method for embedded FRAM
Corruption of data in a FRAM (2) is avoided by applying a regulated voltage (V.sub.LDO) to a conductive pin (5-1). A switch (SW1) is coupled between the...
Method and apparatus for a configurable active noise canceller
A method and apparatus for active noise canceling. The method includes retrieving an input sample from at least one of a feedback or feedforward microphone...
IC scan cell coupled to TSV top and bottom contacts
An integrated circuit die includes a substrate of semiconductor material having a top surface, a bottom surface, and an opening through the substrate between...
On-chip IR drop detectors for functional and test mode scenarios,
circuits, processes and systems
An integrated circuit includes a functional circuit (10) having a power grid (20) with a set of power grid points (30.i) for monitoring; and an electronic...
Formatter selectively routing response data to stimulus data inputs
The disclosure describes a novel method and apparatus for allowing response data output from the scan outputs of a circuit under test to be formatted and...
Using continuous sweep frequencies in a system frequency response test
A system and method for measuring the frequency response of a system under test using a single swept-frequency chirp signal. A tapered chirp-frequency test...
Methods for testing manufactured products
The problem of high test cost of manufactured goods can be partially solved by lowering the percentage of the goods to be tested methodically while keeping the...
Ceramic nanochannel drug delivery device and method of formation
A method of forming a drug delivery device includes laser forming a top ceramic plate to include an inner portion including top laser micromachined...
Applications for a two-way wireless speaker system
The two-way wireless speaker system of this invention increases sound fidelity by enabling speakers to acknowledge receipt of audio data packets. This provides...
Efficient bit-plane decoding algorithm
A bitplane decoding system where the bitplane operations are broken up into an optimized plurality of sub-tasks. A pipeline structure is established for the...
Predicted motion vectors
A video encoder includes an entropy encoder that computes a predicted motion vector (PMV) for each of a plurality of macroblocks in a video frame based on...
DSSS inverted spreading for smart utility networks
A method of operating a transmitter (FIGS. 3A and 5A) is disclosed. The method includes receiving a sequence of data bits (DATA), wherein each data bit has a...
Extension of ADC dynamic range using post-processing logic
An apparatus, comprising: an analog to digital converter including: a clipping detector; and a post-processor, wherein the post processor generates synchronous...
Asynchronous to synchronous sampling using modified akima algorithm
A method, comprising: selecting two Two-Tuples before and two after a selected synchronous ADC conversion point; calculating the coefficients of a third order...
Optimized peak detector for the AGC loop in a digital radio receiver
A method of peak detection applicable to complex in-phase and quadrature phase signals in a digital radio receiver where the incoming signal is divided into a...
Integrated circuit ("IC") assembly includes an IC die with a top
metallization layer and a conductive epoxy...
An integrated circuit ("IC") assembly includes an IC die with a metallization layer on a top surface thereof. A plurality of lead wires are bonded at first end...
Semiconductor structure with a doped region between two deep trench
The density of a transistor array is increased by forming one or more deep trench isolation structures in a semiconductor material. The deep trench isolation...
JFET having width defined by trench isolation
A junction field-effect transistor (JFET) includes a substrate having a first-type semiconductor surface including a topside surface, and a top gate of a...
Power integrated circuit including series-connected source substrate and
drain substrate power mosfets
A semiconductor device containing a high voltage MOS transistor with a drain drift region over a lower drain layer and channel regions laterally disposed at the...
Integrated circuit and method of forming the integrated circuit with
improved logic transistor performance and...
In an integrated circuit that includes an NMOS logic transistor, an NMOS SRAM transistor, and a resistor, the gate of the SRAM transistor is doped at the same...
Read margin measurement in a read-only memory
Read margin measurement circuitry for measuring the read margin of floating-gate programmable non-volatile memory cells. In some embodiments, the read margin of...
Hazard detection and elimination for coherent endpoint allowing
A coherence maintenance address queue tracks each memory access from receipt until the memory reports the access complete. The address of each new access is...
Performance and power improvement on DMA writes to level two combined
cache/SRAM that is caused in level one...
This invention optimizes DMA writes to directly addressable level two memory that is cached in level one and the line is valid and dirty. When the level two...
Managing bandwidth allocation in a processing node using distributed
Management of access to shared resources within a system comprising a plurality of requesters and a plurality of target resources is provided. A separate...
Touch panel apparatus and methods
Apparatus and methods process a set of calibration sample values acquired in response to a sequence of calibration touch events generated at known X-Y...
Linking module with IC and core TAP output enable leads
IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for...
Motion estimation with motion vector penalty
The MPEG motion estimation process is improved by the introduction of the motion vector penalty. The motion vector employed to encode a macroblock takes into...
Method and apparatus for predictive reference data transfer scheme for
A method and apparatus for predicting reference data transfer scheme for motion estimation. The method includes computing, via the processor, hypothetical...
High-k / metal gate CMOS transistors with TiN gates
An integrated circuit with a thick TiN metal gate with a work function greater than 4.85 eV and with a thin TiN metal gate with a work function less than 4.25...
DMOS transistor having an increased breakdown voltage and method for
A depletion type DMOS transistor comprises a gap in electrode material allowing incorporation of a well dopant species into the underlying semiconductor...
High speed digital interconnect and method
In some developing interconnect technologies, such as chip-to-chip optical interconnect or metal waveguide interconnects, misalignment can be a serious issue....
Integrated circuit with integrated decoupling capacitors
Ferroelectric capacitor structures for integrated decoupling capacitors and the like. The ferroelectric capacitor structure includes two or more ferroelectric...
Removing and de-weighting outlier measurements from satellite and previous
Methods and integrated circuits for performing receiver autonomous integrity monitoring (RAIM) in global navigation satellite system (GNSS) receivers are...
Parsing friendly and error resilient merge flag coding in video coding
Methods and apparatus for parsing friendly and error resilient merge flag coding in video coding are provided. In some methods, in contrast to merging candidate...
Power supply architectures for televisions and other powered devices
A method includes transporting audio/video data using at least one signal line in a cable. The method also includes concurrently transporting at least about 100...
Two adjacent bit values switching current source between three paths
A system for processing a signal includes a detector configured to detect a two-level stream of bits; a converter configured to generate a three-level control...
Architecture for VBUS pulsing in UDSM processes
Architecture for VBUS pulsing in an Ultra Deep Sub Micron (UDSM) process for ensuring USB-OTG (On The Go) session request protocol, the architecture being of...
Method and apparatus for circuit with low IC power dissipation and high
An apparatus comprises a selected volume detector that detects a selected output volume; an analog output signal amplifier; a digital volume amplifier; a boost...
Analog floating-gate memory manufacturing process implementing n-channel
and p-channel MOS transistors
An analog floating-gate electrode in an integrated circuit, and method of fabricating the same, in which trapped charge can be stored for long durations. The...
Low-cost CMOS structure with dual gate dielectrics and method of forming
the CMOS structure
Impurity atoms of a first type are implanted through a gate and a thin gate dielectric into a channel region that has substantially only the first type of...
System and method for secure mode for processors and memories on multiple
semiconductor dies within a single...
A computing system comprising a processor having a first and second bus (the processor on a first semiconductor die mounted within a semiconductor package), a...
Battery charger and method for collecting maximum power from energy
An energy harvesting system for transferring energy from an energy harvester (2) having an output impedance (Z.sub.i) to a DC-DC converter (10) includes a...
Blocking the effects of scan chain testing upon a change in scan chain
A system comprises a plurality of components, scan chain selection logic coupled to the components, and override selection logic coupled to the scan chain...
E-compass, tilt sensor, memory and processor with coarse detilting
An electronic circuit includes an electronic compass having e-compass sensors mounted on different axes and operable to supply e-compass sensor data, memory...
Hexagonal constellations and decoding same in digital communication
Embodiments of the invention provide a method of decoding of hexagonal constellations. The decoding methods exploit the inherent structure of the hexagonal grid...
Joint processing down link coordinated multi-point reference signal
This invention concerns multiplexing in Long Term Evolution (LTE) and Long Term Evolution-Advanced (LTE-A) in Evolved Universal Terrestrial Radio Access Network...
Control circuit for a buck power factor correction stage
This invention relates to a control circuit for a buck power factor correction (PFC) stage. Buck PFC stages are commonly used in low cost, high efficiency power...
Bi-directional ESD diode structure with ultra-low capacitance that
consumes a small amount of silicon real estate
A bi-directional electrostatic discharge diode structure consumes substantially less silicon real estate and provides ultra-low capacitance by utilizing a p-...