At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Copper leadframe finish for copper wire bonding
A semiconductor device (100) includes a leadframe having a chip pad (110) and a lead (111) with a first end (112) proximate to the pad and a second end (113)...
SRAM cell parameter optimization
An integrated circuit having an SRAM cell includes a pair of cross-coupled inverters with first driver and load transistors connected to provide a first storage...
Nonvolatile logic array with retention flip flops to reduce switching
power during wakeup
A processing device is operated using a plurality of volatile storage elements. Data in the plurality of volatile storage elements is stored in a plurality of...
Systems and methods for navigating using corrected yaw bias values
A method for navigating using a speed sensor and a yaw rate sensor includes computing, for each of a plurality of error parameter values, a distance traveled...
Dynamic access point based positioning
A wireless device that includes an access point (AP) scanner, a transceiver, and a controller coupled to the AP scanner and transceiver. The AP scanner is...
Microelectromechanical device packages with integral heaters
A microelectromechanical device package with integral a heater and a method for packaging the microelectromechanical device are disclosed in this invention. The...
Changing motion estimation precision to maintain encoding within desired
A system comprising a processor and a compression module coupled to the processor. The compression module is adapted to perform motion estimation on video data...
Scene adaptive brightness/contrast enhancement
A method for brightness and contrast enhancement includes computing a luminance histogram of a digital image, computing first distances from the luminance...
Method and apparatus for analog to digital conversion
An analog to digital converter receives an analog input signal. The analog input signal is converted into a digital output signal. The converting includes...
Technique to realize high voltage IO driver in a low voltage BiCMOS
An IO circuit capable of high voltage signaling in a low voltage BiCMOS process. The IO circuit includes a voltage rail generator circuit that receives a...
Reducing a settling time after a slew condition in an amplifier
In an amplifier, a first stage receives a differential input voltage, which is formed by first and second input voltages, and outputs a first differential...
Method and apparatus to drive a linear resonant actuator at its resonant
A method for driving a Linear Resonant Actuator (LRA) is provided. During a first off interval, the back-emf of the LRA is measured. During a first off...
Soft mechanical stops to limit over-travel of proof masses in cantilevered
A piezoelectric device is disclosed which has a built-in soft stop which serves for protection against excessive force.
Methodology of forming CMOS gates on the secondary axis using
An integrated circuit containing core transistors and I/O transistors oriented perpendicular to the core transistors is formed by exposing a gate etch mask...
Method of forming a metal contact opening with a width that is smaller
than the minimum feature size of a...
The width of a metal contact opening is formed to be smaller than the minimum feature size of a photolithographically-defined opening. The method forms the...
Method and apparatus for stopping resin bleed and mold flash on integrated
circuit lead finishes
A method and apparatus of minimizing resin bleed and mold flash on integrated lead finishes by providing groves on the external leads that can control the...
Method to form stepped dielectric for field plate formation
A semiconductor device is formed with a stepped field plate over at least three sequential regions in which a total dielectric thickness under the stepped field...
Transistor performance using a two-step damage anneal
A two-step thermal treatment method consists of performing ion implantation in a silicon substrate of the semiconductor device. A first thermal treatment...
III-nitride device and method having a gate isolating structure
A semiconductor device containing a GaN FET has an isolating gate structure outside the channel area which is operable to block current in the two-dimensional...
Integrated circuits with aligned (100) NMOS and (110) PMOS finFET sidewall
An integrated circuit device that includes a plurality of multiple gate FinFETs (MuGFETs) is disclosed. Fins of different crystal orientations for PMOS and NMOS...
Optimizing fuseROM usage for memory repair
A memory repair system in an integrated circuit (IC) that optimizes the fuseROM used for memory repair. The IC includes a plurality of memory wrappers. Each...
Method, system and computer program product for identifying a location of
an object within a video sequence
In response to detecting a motion within a video sequence, a determination is made of whether the motion is a particular type of movement. In response to...
IC delaying flip-flop output partial clock cycle for equalizing current
Apparatuses and methods for suppressing power supply noise harmonics are disclosed. A method includes selecting at least one flip-flop of a plurality of data...
Scan test port capture/shift signals maintaining/transitioning sequence
and idle states
Operating a state machine includes enabling operation of the state machine upon receiving a signal indicating a change from operation of a test access port to a...
Wired-or fail flag in serial stimulus, expected/mask data test circuitry
A scan test architecture facilitates low power testing of semiconductor circuits by selectively dividing the serial scan paths into shorter sections....
Test circuit allowing precision analysis of delta performance degradation
between two logic chains
A test circuit for measuring a gate delay as a function of stress is disclosed. The test circuit includes an oscillator, a reference gate chain, a test gate...
Low cost window production for hermetically sealed optical packages
Disclosed embodiments demonstrate batch processing methods for producing optical windows for microdevices. The windows protect the active elements of the...
Color space appearance model video processor
A method of color processing determines whether a pixel color is within at least one range of predetermined colors corresponding to a viewer expected color. If...
Antenna grouping and group-based enhancements for MIMO systems
Embodiments of the present disclosure provide a transmitter, a receiver and methods of operating a transmitter and a receiver. In one embodiment, the...
Downlink 8 TX codebook sub-sampling for CSI feedback
This invention is codebook sub-sampling of the reporting of RI, CQI, W1 and W2. If CSI mode 1 is selected RI and W1 are jointly encoded using codebook...
Switch pairs between resistor network and high/low DC converter comparator
Two hysteresis levels, a high level and a low level, may be used to set a period (and the switching frequency) of the output voltage of a DC-DC converter, as...
Contact and via interconnects using metal around dielectric pillars
An integrated circuit containing a vertical interconnect that includes a region of interconnect metal continuously surrounding one or more dielectric pillars....
Low stress sacrificial cap layer
A low stress sacrificial cap layer 120 having a silicon oxide liner film 130, a low stress silicon film 140, and a silicon nitride film Alternatively, a low...
Self-powered integrated circuit with photovoltaic cell
A photovoltaic cell is provided as a composite unit together with elements of an integrated circuit on a common substrate. In a described embodiment,...
Maintaining coherent synchronization between data streams on detection of
Trace data streams are generated for tracing target processor activity. Various trace data streams are synchronized using markers called sync points. The sync...
State machine based parsing algorithm on a data-status FIFO with multiple
In the L2 FIFO architecture incoming frames are stored in a multi bank FIFO to enable offloading the programmable real-time unit to do other tasks. The L2 FIFO...
Independently timed multiplier
An independently timed multiplier unit includes a multiplier and a clock generator. The multiplier has a first set of semiconductor circuits in a critical path....
System and method for scheduling jobs in a multi-core processor
A multi-core processor, comprising a plurality of processor cores to process jobs, a multicore navigator coupled to the plurality of processor cores to evaluate...
Computer implemented method of electing K extreme entries from a list
using separate section comparisons
A computer implemented method selects K extreme elements of a list of N elements by partitioning each of the N elements into a plurality of sections. For each...
TAP test clock control circuitry connected to device address port
The disclosure describes a novel method and apparatus for making device TAPs addressable to allow device TAPs to be accessed in a parallel arrangement without...
Tap with test compression architecture and start bit detector circuit
The disclosure describes novel methods and apparatuses for controlling a device's TCA circuit when the device exists in a JTAG daisy-chain arrangement with...
I/O linking, TAP selection and multiplexer remove select control circuitry
Today many instances of IEEE 1149.1 Tap domains are included in integrated circuits (ICs). While all TAP domains may be serially connected on a scan path that...
IC updating file system meta data with log record data
A computer device (2010) with a file system having clusters and meta data. The computer device (2010) includes a processor (1030) and a storage (1025) coupled...
Blind I/Q mismatch compensation with receiver non-linearity
Apparatus and methods disclosed herein perform gain, clipping, and phase compensation in the presence of I/Q mismatch in quadrature RF receivers. Gain and phase...
Precoding codebook design for single user MIMO
A transmitter is for use with multiple transmit antennas and includes a precoder unit configured to precode data for a transmission using a precoding matrix...
Efficient memory sense architecture
Memory architecture, such as for a flash EEPROM memory embedded within a processor or other large scale integrated circuit, and including differential sense...
GNSS state machine searching received signal, moving bits, updating
Enhancing search capacity of Global Navigation Satellite System (GNSS) receivers. A method for searching satellite signals in a receiver includes performing a...
Universal filter implementing second-order transfer function
An apparatus includes a biquad filter having first and second lossy integrators and multiple input networks. Each lossy integrator includes an amplifier, and...
MEMS electrostatic actuator
A MEMS electrostatic actuator includes a bottom plate affixed to a substrate and a top plate suspended above the bottom plate. The top plate has a parallel...
Interdigitated chip capacitor assembly
An interdigitated chip capacitor ("IDC") assembly including an IDC having a semiconductor block with a top portion, a bottom portion opposite the top portion, a...