Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-8,284,963 Method and apparatus for diminishing mismatch effects between switched signals
A circuit for diminishing mismatch effects between at least two switched signals includes at least three processing circuits configured to receive at least two...
US-8,284,886 Radio frequency built-in self test for quality monitoring of local oscillator and transmitter
A system and method for low-cost performance and compliance testing of local oscillators and transmitters for wireless RF applications. A preferred embodiment...
US-8,284,626 Voltage compensated tracking circuit in SRAM
Supply voltage compensated tracking circuit in a split-rail static random access memory (SRAM). The circuit includes a tracking circuit for tracking a delay...
US-8,284,581 Active rectifier and method for energy harvesting power management circuit
An active rectifier (12) couples a first input voltage (Vin1) to a first electrode of a first transistor (M3) having a second electrode coupled to an output (4)...
US-8,284,530 Electrostatic discharge (ESD) protection circuit and related apparatus and method
An electrostatic discharge (ESD) protection circuit includes a control circuit configured to generate a signal indicating whether an input voltage on an...
US-8,284,085 Pipelined continuous-time sigma delta modulator
Traditionally, pipelined continuous-time (CT) sigma-delta modulators (SDM) have been difficult to build due at least in part to the difficulties in calibrating...
US-8,283,948 Capacitor nonlinearity correction
A sample-and-hold (S/H) circuit is provided. The S/H circuit generally comprises a sampling switch, a sampling capacitor, and a correction network. The sampling...
US-8,283,907 Boost regulator with pulse frequency mode of operation having substantially constant percentage output ripple...
A method includes receiving an input voltage at a voltage regulator and generating an output voltage using the voltage regulator, which includes an inductor....
US-8,283,665 Scan paths, stimulus, and header circuitry with command/frame marker outputs
Testing of integrated circuits is achieved by a test architecture utilizing a scan frame input shift register, a scan frame output shift register, a test...
US-8,283,224 Ammonia pre-treatment in the fabrication of a memory cell
A method of manufacturing a memory cell 200. The method comprises forming a memory stack 215. Forming the memory stack includes pre-treating an insulating layer...
US-8,281,262 Partitioning features of a single IC layer onto multiple photolithographic masks
One embodiment relates to a computer method of providing an electronic mask set for an integrated circuit (IC) layer. In the method, a first electronic mask is...
US-8,281,196 Device address port circuitry with local, group, and global outputs
The disclosure describes a novel method and apparatus for making device TAPs addressable to allow device TAPs to be accessed in a parallel arrangement without...
US-8,281,194 Scan path switch testing of output buffer with ESD
The peripheral circuitry (350, 360, ESD, BH) of an integrated circuit die on a wafer is tested without physically contacting the bond pads of the die.
US-8,280,375 System and method for managing radio link failures
A wireless transmit/receive unit (WTRU) (152) in a wireless communications system includes a transceiver (153) for transmitting and receiving data from a...
US-8,280,331 System and method for tuning FM synthesizer
A device is provided for dividing a clock signal by even and odd integers. The device includes a divider, a delay portion and a duty cycle corrector. The...
US-8,280,183 Noise robust contrast-enhancement engine employing IIR filters
A noise robust contrast-enhancement engine utilizes low-pass infinite-impulse-response filters for enhancing the contrast while preventing noise amplification...
US-8,279,549 System and method for setting bias for MR head
A device for setting a bias for a magneto-resistive (MR) head can include a counter configured to provide a count value that varies incrementally from a first...
US-8,279,160 LED driving element, backlight device, and backlight device driving method
An LED driving element that can perform black line insertion display without increasing the clock frequency. LED driving element 11 has first and second shift...
US-8,278,980 Enhancement of power management using dynamic voltage and frequency scaling and digital phase lock loop high...
An apparatus for clock/voltage scaling includes a device power manager arranged to supply a scalable frequency clock to an interface; a delay-locked loop,...
US-8,278,898 Auto-tuning power supply
An apparatus for and method of automatically tuning a voltage regulation control loop for a digitally controlled switch mode power supply is provided. The...
US-8,278,889 Adaptive rectifier architecture and method for switching regulators
An adjustable compensation offset voltage is applied to a comparator to vary turn-off timing of a synchronous rectifier. A comparator output indicates when...
US-8,278,683 Lateral insulated gate bipolar transistor
Current density in an insulated gate bipolar transistor (L-IGBT) may be increased by adding a second gate, and the corresponding MOS transistors, to the source...
US-8,278,142 Combined metallic bonding and molding for electronic assemblies including void-reduced underfill
A method for forming electronic assemblies includes providing a plurality of IC die each having IC bonding conductors and a workpiece having workpiece bonding...
US-8,277,768 System and method for production of high purity silicon solids and solids therefrom
Systems and methods and resulting compositions of matter including silicon solids from a mixture of silicon and water. The mixture is collected at a collection...
US-8,276,030 Scan distributor and parallel scan paths with controlled output buffer
Scan distributor, collector, and controller circuitry connect to the functional inputs and outputs of core circuitry on integrated circuits to provide testing...
US-8,275,475 Method and system for estimating frequency and amplitude change of spectral peaks
Methods, digital systems, and computer readable media are provided for estimating change of amplitude and frequency in a digital audio signal by transforming a...
US-8,275,342 Downconversion mixer
At very high frequencies, generally above 100 GHz, the performance of traditional radio frequency (RF) circuitry begins to significantly limit performance. An...
US-8,275,046 Fast macroblock structure decision using SAD discrepancy and its prediction mode
The present invention is a method to accelerate the frame/field decision by estimating more suitable structure using SAD (sum of absolute difference) between...
US-8,275,012 Laser diode read driver
A first transistor produces a first voltage in response to a first current signal. A first resistor is coupled between the first transistor and a low voltage...
US-8,274,553 System and method for displaying stereoscopic digital motion picture images
In accordance with the teachings of the present invention, a system and method for displaying stereoscopic digital motion picture images are provided. In a...
US-8,274,140 Semiconductor chip package assembly with deflection-resistant leadfingers
The invention relates to leadframes and semiconductor chip package assemblies using leadframes, and to methods for their assembly. A disclosed embodiment of the...
US-8,274,131 Isolation trench with rounded corners for BiCMOS process
A semiconductor device comprising a first transistor device (130) on or in a semiconductor substrate (115) and a second transistor device (132) on or in the...
US-8,273,645 Method to attain low defectivity fully silicided gates
A method of forming fully silicided (FUSI) gates in MOS transistors which is compatible with wet etch processes used in source/drain silicide formation is...
US-8,273,623 Integrated high voltage capacitor having capacitance uniformity structures and a method of manufacture therefor
The present invention provides an integrated high voltage capacitor, a method of manufacture therefore, and an integrated circuit chip including the same. The...
US-8,273,523 By-die-exposure for patterning of holes in edge die
In accordance with the invention, there are semiconductor devices and methods of making semiconductor devices and holes. The method of making a semiconductor...
US-8,272,744 LED package having improved light coupling efficiency for an optical system and method of manufacture thereof
One aspect of an LED package, which is covered by this disclosure, includes at least two LED emitters located on a substrate wherein each of the at least two...
US-8,271,840 Multiplexer with serial and scan data inputs for scan path
The disclosure describes a novel method and apparatus for allowing response data output from the scan outputs of a circuit under test to be formatted and...
US-8,271,839 Link instruction register with resynchronization register
A test architecture accesses IP core test wrappers within an IC using a Link Instruction Register (LIR). An IEEE P1500 standard is in development for providing...
US-8,270,735 Shared error resiliency path through coefficient reordering
The method, system, and apparatus of a shared error resiliency path through coefficient reordering is disclosed. In on embodiment, determining that an input...
US-8,270,727 Reduced calculations in determining intra-prediction type method and system
The method, system, and apparatus of source statistics based intra prediction type is disclosed. In one embodiment, a method includes classifying a four-pixel...
US-8,270,518 Higher order multiple input, multiple output extension
A method of multiple input multiple output downlink communications including mapping complex-valued modulation symbols onto one or more transmission layers by...
US-8,270,378 Adaptive transmissions in wireless networks
A network includes an access point and a station. The station transmits to the access point a current clear-to-send packet at a current time during a current...
US-8,269,745 5-wire resistive touch screen pressure measurement circuit and method
A 5-wire touch screen system includes a touch screen (10) including a wiper (11) and a resistive layer (16) aligned with the wiper and first (UL), second (UR),...
US-8,269,661 Pipelined ADC having a three-level DAC elements
In conventional pipelined analog-to-digital converters (ADCs), it is common to employ digital-to-analog converters (DACs) in the ADC stages that use two-state...
US-8,269,570 Systems and methods of ripple reduction in a DC/DC converter
Systems and devices for ripple reduction in a DC/DC converter are presented. The disclosed systems and methods enable ripple reduction in discontinuous...
US-8,269,528 Timing skew error correction apparatus and methods
Apparatus and methods disclosed herein operate to compensate for skew between inverse phases (e.g., differential phases) of an analog signal appearing at the...
US-8,269,475 Class DH amplifier
A class DH amplifier is provided. The amplifier is generally comprised of a tracking power supply, a class D amplifier section, and a carrier generator. The...
US-8,269,430 Light-emitting diode controller
Light-emitting diode controller 10 contains voltage source circuit 33 for feeding voltage to the anode of light-emitting diode 13, current source circuit 34...
US-8,269,348 IC die including RDL capture pads with notch having bonding connectors or its UBM pad over the notch
An IC die includes active circuitry and I/O nodes tied together in first net and at least a second net. A first die pad and a second die pad adjacent thereto...
US-8,268,696 Alignment mark for opaque layer
An IC alignment mark in a contact metal layer for use under an opaque layer, and a process for forming the alignment mark, are disclosed. The alignment mark...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.