At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Encoding optical spectra using a DMD array
According to one embodiment of the present invention, a system for encoding an optical spectrum includes a dispersive element, a digital micromirror device...
Shaping inter-symbol-interference in sigma delta converter
A signal converting system is described that has a multi-segment digital to analog converter coupled to one or more error shaping loops. Each error shaping loop...
Oscillator circuit for radio frequency transceivers
Oscillator circuit for radio frequency transceivers. An oscillator circuit includes a first oscillator that generates a signal having a first frequency and a...
Method and apparatus for sensing a current for varying impedance loads
Recently, there has been an increased desire to measure load currents of class-D amplifiers to improve performance. The traditional solution has been to include...
Clamp to enable low voltage switching for high voltage terminal
An output stage for an LED driver is provided. In particular, a low voltage clamp, which uses several cascode circuits, is provided to protect low voltage...
Electronic assemblies including mechanically secured protruding bonding
An electronic assembly includes an IC die including a semiconductor top surface having active circuitry thereon and a bottom surface, and at least one...
Thin smart card module having strap on carrier
A Smart Card module with flip-assembled chip (101) on a metallic strap (112) adhering to an insulating substrate (111). Chip (101) is in the gap (122) of a...
Interleaver design with unequal error protection for control information
For transmission of a block of control information within a wireless network, the control information is interleaved to form an ordered set of control bits,...
Die selectively connecting TAP leads to second die
An IC includes an IEEE 1149.1 standard test access port (TAP) interface and an additional Off-Chip TAP interface. The Off-Chip TAP interface connects to the TAP...
Selectively accessing test access ports in a multiple test access port
A TAP linking module (21, 51) permits plural TAPs (TAPs 1-4) to be controlled and accessed from a test bus (13) via a single TAP interface (20).
Circuitry and method for detection of network node aging in communication
The network node includes a local crystal oscillator for providing a time reference derived from the clock signal produced by the local crystal oscillator, a...
Resolving encoding dependencies for data bursts
A system comprises a receiver and a transmitter in wireless communication with the receiver. The receiver receives from the transmitter multiple bursts of data...
Transmitter built-in production line testing utilizing digital gain
A novel and useful self-calibration based production line testing mechanism utilizing built-in closed loop measurements in the radio to calibrate the output...
Automatic frequency tuning system and method for an FM-band transmit power
An automatic frequency tuning system and method for a transmit power amplifier. The transmit power amplifier has an antenna feed line including a series...
Circuit and method for adaptive, lossless compression of successive
An image compression and decompression method compresses data based upon the data states, and decompresses the compressed data based upon the codes generated...
System and method for local value adjustment
In accordance with the teachings of the present invention, a system and method for local value adjustment are provided. In one embodiment, the method includes...
High data rate closed loop MIMO scheme combining transmit diversity and
Closed loop multiple-antenna wireless communications system with antenna weights determined by maximizing a composite channel signal-to-interference-plus-noise...
Structure and methods for measuring margins in an SRAM bit
Methods for measuring the read margin, write margin, and stability margin of SRAM bits with operational circuitry that includes effects of the SRAM array...
Digital micromirror device having wavelength-dependent modulation
structure and method of manufacturing the same
A digital micromirror device (DMD), a method of manufacturing the DMD and an optical processor incorporating a DMD. In one embodiment, the DMD includes: (1) a...
Method and system for emulating a display
In accordance with one embodiment, a method for emulating the color performance of a display system includes determining an expected first color gamut of the...
Enhanced alpha blending
A system including storage comprising a first graphical pixel and a second graphical pixel. Each of the first and second graphical pixels is associated with...
Common-mode feedback amplifier
A circuit is provided for use with a reference voltage. The circuit includes a voltage source, a common-mode feedback amplifier and a feedback impedance...
Segmented power amplifier with varying segment activation
Various apparatuses and methods for varying segment activation in a segmented power amplifier are disclosed herein. For example, some embodiments provide a...
Active mute scheme for an amplifier
Conventional muting circuitry for amplifiers (which usually uses clamps) generally has about 20-30 dB of attenuation. Here, an integrated circuit or IC is...
Driver circuit for high voltage differential signaling
Driver circuit for high voltage differential signaling. The circuit includes a first positive driver that generates a first positive transition at a first...
Low-voltage start up circuit and method for DC-DC boost converter
A start up circuit (4-1) for a boost circuit (10) includes an adjustable-duty-cycle oscillator (1-2) that turns on a switch transistor (M.sub.SW) connected to...
Package stiffener and a packaged device using the same
A package frame for use in packaging microelectromechanical devices and/or spatial light modulators comprises a frame, a stiffener, and a heat dissipater.
Pin photodiode and manufacturing method of same
The objective of this invention is to provide a semiconductor device containing a photodiode and having stable, high sensitivity with respect to short...
Thyristor semiconductor device and switching method thereof
The objective of this invention is to provide a semiconductor device having a thyristor that can shorten the turn-off time. A first electroconductive type first...
ICs with end gates having adjacent electrically connected field poly
A method of forming an IC includes forming a first and a second gate portion using a poly mask. The first portion includes a first active poly gate having a...
Method of forming sidewall spacers to reduce formation of recesses in the
substrate and increase dopant...
A method of forming sidewall spacers for a gate in a semiconductor device includes depositing a gate oxide layer over a gate and source/drain regions, and using...
Method for forming integrated circuits with aligned (100) NMOS and (110)
PMOS FinFET sidewall channels
A method of forming an integrated circuit device that includes a plurality of multiple gate FinFETs (MuGFETs) is disclosed. Fins of different crystal...
Low cost lead-free preplated leadframe having improved adhesion and
A leadframe with a structure made of a base metal (105), wherein the structure has a plurality of surfaces. On each of these surfaces are metal layers in a...
JTAG debug test system adapter with three sets of leads
A system and method for sharing a communications link between multiple protocols is described. A system includes a communications interface configured to...
Communication between controller and addressed target devices over data
An addressable interface selectively enables JTAG TAP domain operations or Trace domain operations within an IC. After being enabled, the TAP receives TMS and...
Apparatus and method for evaluating the performance of systems having
time-varying output characteristics
An apparatus for evaluating a system. The apparatus can include a storage element for receiving at least one time-varying output characteristic of the system,...
Reconfigurable chip level equalizer architecture
A reconfigurable chip level equalizer having circuitry that restores signal orthogonality and eliminates channel interference for a wireless transmitted signal....
Downlink synchronization for a cellular OFDM communication system
The present invention provides a method of operating a base station transmitter. In one embodiment, the method includes providing a cellular downlink...
Current gain control system
A current gain control system is described and comprises first and second gain blocks respectively associated with the first and second input channels, wherein...
Systems and methods for frequency control of a voltage converter
Various embodiments of the present invention provide voltage converters and methods for using such. As one example, a voltage converter is disclosed that...
Thermally enhanced disk drive
A disk drive data storage system. The system comprises a data storage disk, a movable member positioned near the data storage disk, and a sensor assembly,...
Preamplifier and method for synchronization with bit patterned media
A preamplifier and method writes data synchronized with the passing of a write head in a magnetic storage device over bit islands in discrete patterned...
Particulate detector system
A particulate detector system is provided that can sense particulates (such as smoke in the air). The system employs a reflected light system that generally...
Computation spreading utilizing dithering for spur reduction in a digital
phase lock loop
A novel and useful apparatus for and method of spur reduction using computation spreading with dithering in a digital phase locked loop (DPLL) architecture. A...
Systems and methods of low offset switched capacitor comparators
The disclosed systems and methods of low offset switched capacitor comparator reduce settling errors. The system operates in two major phases. During a first...
Semiconductor wafer having scribe line test modules including matching
portions from subcircuits on active die
A semiconductor wafer includes a plurality of integrated circuit (IC) die areas for accommodating IC die that include at least a first subcircuit having at...
System and method of current shaping control for retract
A system for implementing current shaping for retract of a voice coil motor (VCM) includes drive circuitry coupled to drive the VCM according to a logic state...
Implanted well breakdown in high voltage devices
An n-type isolation structure is disclosed which includes an n-type BISO layer in combination with a shallow n-well, in an IC. The n-type BISO layer is formed...
DEMOS transistors with STI and compensated well in drain
A drain extended MOS (DEMOS) transistor with an element of field oxide separating the drain contact from the gate, and a compensation region of opposite...
Method for semiconductor leadframes in low volume and rapid turnaround
A method for fabricating a leadframe for a QFN/SON semiconductor device by selecting (301) a strip of a first metal as the leadframe core, then plating (302) a...