At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Integrated high voltage capacitor having capacitance uniformity structures
and a method of manufacture therefor
The present invention provides an integrated high voltage capacitor, a method of manufacture therefore, and an integrated circuit chip including the same. The...
Differential poly doping and circuits therefrom
A method of fabricating a CMOS integrated circuit and integrated circuits therefrom includes the steps of providing a substrate having a semiconductor surface,...
Integration scheme for an NMOS metal gate
A method for making an NMOS transistor on a semiconductor substrate includes reducing the thickness of the PMD layer to expose the polysilicon gate electrode of...
Disposable spacer integration with stress memorization technique and
An integrated process flow for forming an NMOS transistor (104) and an embedded SiGe (eSiGe) PMOS transistor (102) using a stress memorization technique (SMT)...
Selective removal of gold from a lead frame
A method of packaging an integrated circuit, including providing a lead frame having lead fingers, where the lead frame has a gold layer thereon on a top...
System and method for reducing the effect of an image artifact
In accordance with the teachings of the present disclosure, a system and method for displaying an image are provided. In one embodiment, the method includes...
Adaptive Weiner filtering using line spectral frequencies
An acoustic noise suppression filter including attenuation filtering with a noise-free estimate based on a codebook of line spectral frequencies.
Contact resistance and capacitance for semiconductor devices
A method generates a design layout for an integrated circuit. A design is provided for an integrated circuit. Library cells are selected according to the...
Serial compressed data I/O in a parallel test compression architecture
The disclosure describes novel methods and apparatuses for accessing test compression architectures (TCA) in a device using either a parallel or serial access...
Input linking circuitry connected to test mode select and enables
IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for...
Dynamic broadcast of configuration loads supporting multiple transfer
A method for dynamically broadcasting configuration information to controllers connected in a scan topology in a target system is provided in which a selection...
Multiprocessor system power management of shared memories powering down
memory bank only when all processors...
This invention manages power down and wakeup of shared memories in a multiprocessor system. A register for each shared memory has bits corresponding to each...
Less-secure processors, integrated circuits, wireless communications
apparatus, methods and processes of making
An integrated circuit (122) includes an on-chip boot ROM (132) holding boot code, a non-volatile security identification element (140) having non-volatile...
Method for collecting data from semiconductor equipment
A method for collecting data from semiconductor equipment includes selecting a plurality of data values to request from semiconductor equipment and assigning...
Process and method for a decoupled multi-parameter run-to-run controller
A manufacturing process including a controller method to generate a tool setting which includes a tool offset and a device offset. The controller method uses a...
Method and system for false frequency lock free autonomous scan in a
Method and system for false lock free autonomous scan in a receiver is disclosed. The method includes identifying a presence of a desired signal to avoid false...
Reducing power consumption in receivers employing conversion to
A receiver to recover a signal of interest while consuming reduced power in some scenarios. The receiver contains a in-phase channel processing path and a...
Deblock filtering for Microsoft WMV video decoders partitions the computation so that the deblock filtering operations can be performed on horizontal or...
Block scrambling for orthogonal frequency division multiple access
A method of transmitting signals in a communication system over at least two time periods including generating a base signal comprising of at least two samples...
Method and apparatus for analog graphics sample clock frequency offset
detection and verification
A method and apparatus for an analog-to-digital video signal converter. The converter is controlled by a clock with controllable frequency and phase for...
Apparatus and method for film source reconstruction
A method for film reconstruction includes identifying motion tear artifacts within a plurality of video fields of a stream of video fields. The motion tear...
Single-ended polar transmitting circuit with current salvaging and
substantially constant bandwidth
An embodiment of the invention provides a single-ended polar transmitting circuit. The single-ended polar transmitting circuit comprises a DAC, a ...
Segmented linear FM power amplifier
Various apparatuses and methods for amplifying an FM signal in a segmented linear power amplifier are disclosed herein. For example, some embodiments provide an...
Register with process, supply voltage and temperature variation
independent propagation delay path
A digital data register is disclosed that provides setup and hold timing on the pre-register side, clock centering on the post-register side, and constant...
Sensor node voltage clamping circuit and method
A voltage clamping circuit includes a current source having a fixed current source and a variable current source and a variable resistor receiving current from...
LED drive circuit
A LED drive circuit equipped with oscillator 18, up/down counter 20, and DAC 22 in order to drive multiple LEDs 10(1)-10(m) in a block. Up/down counter 20...
Low noise JFET
A low noise (1/f) junction field effect transistor (JFET) is disclosed, wherein multiple implants push a conduction path of the transistor away from the surface...
Offset geometries for area reduction in memory arrays
An array with cells that have adjacent similar structures that are displaced from each other across a common cell border in a direction that is not...
Reduced finger end MOSFET breakdown voltage (BV) for electrostatic
discharge (ESD) protection
The present invention relates to electrostatic discharge (ESD) protection circuitry. Multiple techniques are presented to adjust one or more ends of one or more...
Methods of forming drain extended transistors
A transistor comprises a source region of a first conductivity type and electrically communicating with a first semiconductor region. The transistor also...
Thermal method to control underfill flow in semiconductor devices
A method and apparatus for assembling a semiconductor device. A chip (901) with solder bodies (903) on its contact pads is flipped onto a substrate (904). After...
AC impedance spectroscopy testing of electrical parametric structures
Defects in components in ICs which may cause circuit failures during operation of the IC are often difficult to detect during and immediately after fabrication...
Forming integrated circuit devices with metal-insulator-metal capacitors
using selective etch of top electrodes
A method of forming integrated circuits (IC) having at least one metal insulator metal (MIM) capacitor. A bottom electrode is formed on a predetermined region...
Tilting television wall mount
A display wall mount comprising a wall bracket configured to couple to a wall and having a first wall bracket edge, a display bracket configured to couple to...
Tap control of TCA scan clock and scan enable
The disclosure describes novel methods and apparatuses for controlling a device's TCA circuit when the device exists in a JTAG daisy-chain arrangement with...
Methods, apparatus, and systems for secure demand paging and other paging
operations for processor devices
A secure demand paging system (1020) includes a processor (1030) operable for executing instructions, an internal memory (1034) for a first page in a first...
Space time block coded transmit antenna diversity for WCDMA
A mobile communication system is designed with an input circuit coupled to receive a first plurality of signals (r.sub.j(i+.tau..sub.j), i=0-N-1) during a first...
Receivers for embedded ACK/NAK in CQI reference signals in wireless
Within a wireless network, uplink control information (UCI) transmitted by user equipment is received by a base station. The UCI includes a least two elements,...
Wireless communications system with cycling of unique cell bit sequences
in station communications
A wireless communication system (10). The system comprises transmitter circuitry (BST1) comprising circuitry for transmitting a plurality of frames to a...
Time-sharing of sounding resources
This invention is a method for time-sharing sounding resources. This invention time-shares one sounding source across plural user equipment for different...
Localized calibration of programmable digital logic cells
An integrated circuit (IC) includes self-calibrating programmable digital logic circuitry. The IC includes at least one programmable digital logic cell, wherein...
Semiconductor chip attach configuration having improved thermal
A semiconductor chip 101 with surface 101b free of circuitry assembled on a metal carrier 102 by an attachment layer 103 with thickness 103a. Included in layer...
Stress memorization dielectric optimized for NMOS and PMOS
A method for forming a tensile SiN stress layer for stress memorization enhancement of NMOS transistors with a high Si--H/N--H bond ratio that does not degrade...
Reduced complexity Viterbi decoder
A Viterbi decoder includes a branch metric unit, an add-compare select unit coupled to the branch metric unit, and a trace-back unit coupled to the add-compare...
Formatter selectively outputting scan stimulus data from scan response
The disclosure describes a novel method and apparatus for allowing response data output from the scan outputs of a circuit under test to be formatted and...
Multiplexer selecting STP clock signal with tap control outputs
Connection circuitry couples scan test port (STP) circuitry to test access port (TAP) circuitry. The connection circuitry has inputs connected to scan circuitry...
Random access structure for wireless networks
Apparatus and methods for accessing a wireless telecommunications network by transmitting a random access signal. The random access signal includes a random...
Method in the compensation of unlinearities in an amplifier, and uses of
the method and the amplifier
In a method and an amplifier for the compensation of unlinearities e.g. of the class D type, wherein an audio signal is pulse-width modulated, e.g. with a...
IC having TSV arrays with reduced TSV induced stress
An integrated circuit (IC) includes a substrate having a top side having active circuitry thereon including a plurality of metal interconnect levels including a...
Serial scan chain in a star configuration
A method implemented to test a plurality of components coupled in a star configuration, each component having a test access port (TAP) controller. The method...