At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Frequency regulated hysteretic average current mode converter
A switch mode power converter that precisely controls average switching current and operating frequency. The switching control operative in hysteretic average...
Multi lead frame power package
According to an embodiment of the invention, a system, operable to facilitate dissipation of thermal energy, includes a mold compound, a die, a first lead...
IC having voltage regulated integrated Faraday shield
An integrated circuit (IC) includes a substrate having a top semiconductor surface and a bottom surface, and integrated circuitry including an analog subcircuit...
BGA package with traces for plating pads under the chip
A semiconductor flip-chip ball grid array package (600) with one-metal-layered substrate. The sites (611) of a two-dimensional array become usable for attaching...
Method of manufacturing a semiconductor device having improved transistor
In one aspect provides a method of manufacturing a semiconductor device having improved transistor performance. In one aspect, this improvement is achieved by...
Epitaxial deposition-based processes for reducing gate dielectric thinning
at trench edges and integrated...
A method of fabricating an integrated circuit (IC) and ICs therefrom including a plurality of Metal Oxide Semiconductor (MOS) transistors having reduced gate...
Capacitor formed on a recrystallized polysilicon layer
The present invention provides a semiconductor device, a method of manufacture therefor, and an integrated circuit including the semiconductor device. The...
Thermally enhanced single inline package (SIP)
In a method and system for fabricating a thermally enhanced semiconductor device (200, 300) is packaged as a through hole single inline package (SIP). A...
Variable thickness single mask etch process
The present invention relates to a method of performing a variable film etch using a variable thickness photomask material. Essentially, a thickness of an...
Mitigation of edge degradation in ferroelectric memory devices through
plasma etch clean
A ferroelectric memory device is fabricated while mitigating edge degradation. A bottom electrode is formed over one or more semiconductor layers. A...
System and method for utilizing a scanning beam to display an image
A method includes generating a plurality of beams that each illuminate a separate portion of a spatial light modulator. The spatial light modulator has a first...
IC design flow incorporating optimal assumptions of power supply voltage
drops at cells when performing timing...
An aspect of the present invention selects a maximum voltage and a minimum voltage in respective sub-intervals of a timing window in which an output of a cell...
Test method and system for characterizing and/or refining an IC design
Systems and methods are provided for refining a design cycle for an integrated circuit. An integrated circuit design is generated. A plurality of non-critical...
Method for layout of random via arrays in the presence of strong pitch
Exemplary embodiments provide a method for laying out an integrated circuit ("IC") design and the IC design layout. In one embodiment, the IC design layout can...
DDR circuit with addressable TAP linking circuitry and plural TAPS
A process and apparatus provide a JTAG TAP controller (302) to access a JTAG TAP domain (106) of a device using a reduced pin count, high speed DDR interface...
Link instruction register with instruction register, and gate and
A test architecture accesses IP core test wrappers within an IC using a Link Instruction Register (LIR). An IEEE P1500 standard is in development for providing...
Scan-enabled method and system for testing a system-on-chip
Scan-enabled method and system for testing a system-on-chip (SoC). The method includes electronically determining a slack in a signal at each port of a core of...
Apparatus, system and method of power state control
An apparatus, system and method for asynchronously reducing power in a power domain. In one embodiment, the method includes: (1) receiving a sleep command for...
Battery processor circuitry with separate public and private bus
Systems and methods for providing a battery module 110 with secure identity information and authentication of the identity of the battery 110 by a host 120. In...
Local pitch control based on seamless time scale modification and
synchronized sampling rate conversion
This invention locally controls the pitch of speech and audio signals. The invention is based on a seamless time scale modification (S-TSM) scheme connected to...
Apparatus and method for checkpointing simulation data in a simulator
Apparatus for storing all logic simulation signal values generated by a logic simulator during a simulation run is provided. The apparatus includes a runtime...
Tamper resistant circuitry and portable electronic devices
A portable electronic device. Tamper-resistant circuitry for inclusion in an electronic device. The tamper-resistant circuitry comprises wireless receiving...
Limiting the power consumption of a wireless electronic system
In at least some disclosed embodiments, a wireless electronic system includes a decoder module coupled to a processor. The decoder module is configured to send...
Digital phase locked loop with integer channel mitigation
An embodiment of the present invention provides a phase locked loop that operates on clock signals derived from an RF clock signal generated by the phase locked...
Nonlinear adaptive phase domain equalization for multilevel phase coded
A novel and useful apparatus for and method of nonlinear adaptive phase domain equalization for multilevel phase coded demodulators. The invention improves the...
IC reconstructing lost speech packets from secondary stage partial data
A media over packet networking appliance provides a network interface, a voice transducer, and at least one integrated circuit assembly coupling the voice...
Flash time stamp apparatus
One embodiment of an apparatus for generating a time stamp includes a clock input, an event signal input and a time stamp output. A DLL is connected to the...
Lubricating micro-machined devices using fluorosurfactants
A method of lubricating MEMS devices using fluorosurfactants 42. Micro-machined devices, such as a digital micro-mirror device (DMD.TM.) 940, which make...
Digital trimming of SAR ADCs
Successive approximation register (SAR) analog-to-digital converters (ADCs) generally employ capacitive digital-to-analog converters (CDACs) to perform data...
Amplifier with improved input resistance and controlled common mode
An amplifier includes a first pair of transistors (the first pair) that defines a first output, each transistor of the first pair having a gate coupled to a...
Low leakage sampling switch
An electronic device includes a cascade of a plurality of transistors. Each transistor of the cascade receives an input voltage at a first terminal of its...
Low-power high-speed differential driver with precision current steering
In bipolar CMOS or BiCMOS process technologies, drivers (such as mixed mode or hybrid mode drivers) using both bipolar and CMOS transistors (i.e., field effect...
Systems, methods and circuits for determining micro-short
Various systems and methods for determining micro-shorts are disclosed. For example, some embodiments of the present invention provide battery systems including...
Integrated circuit stacked package precursors and stacked packaged devices
and systems therefrom
A package-on-package (POP) package precursor and packaged devices and systems therefrom includes an electronic substrate including electrically conductive...
Semiconductor device package and method of assembly thereof
A semiconductor die package includes: an assembly including a semiconductor die, a clip structure attached to an upper surface of the semiconductor die, and a...
Semiconductor device with gate-undercutting recessed region
A semiconductor device comprises a gate structure on a semiconductor substrate and a recessed region in the semiconductor substrate. The recessed region has a...
Degradation correction for finFET circuits
A pair of split-gate fin field effect transistors (finFETs) in an IC, each containing a signal gate and a control gate, in which an adjustable voltage source,...
Integrated circuit package having integrated faraday shield
A packaged integrated circuit (IC) (100) includes a first substrate (110) comprising a first plurality of layers and a first circuit coupling features (112) at...
Method to enhance channel stress in CMOS processes
The invention provides a method of fabricating a semiconductor device that enhances the amount of stress that is transmitted to the channel region for carrier...
Pop semiconductor device manufacturing method
The objective of the invention is to prevent electrostatic destruction of semiconductor chips during resin molding. With the semiconductor device manufacturing...
Projection system and method including spatial light modulator and compact
A method and apparatus for a projection display system includes a spatial light modulator and a volume illumination hologram. The spatial light modulator...
Method and system to emulate an M-bit instruction set
A method and system to emulate an M-bit instruction set. At least some of the illustrative embodiments are a method comprising fetching at least a portion of an...
Compare circuit receiving scan register and inverted clock flip-flop data
The disclosure describes a novel method and apparatus for providing expected data, mask data, and control signals to scan test architectures within a device...
TAP with control circuitry connected to device address port
The disclosure describes a novel method and apparatus for making device TAPs addressable to allow device TAPs to be accessed in a parallel arrangement without...
Scan circuits formed peripheral of core circuits with control leads
An integrated circuit carries an intellectual property core. The intellectual property core includes a test access port 39 with test data input leads 15, test...
Voice activated hypermedia systems using grammatical metadata
This is a voice activated Hypermedia system using grammatical metadata, the system comprising: a speech user agent; a browsing module; and an information...
System and method for computing parameters for a digital predistorter
Digital predistortion system, methods and circuitry for adapting a predistortion system linearizing a non-linear element. The system is a multiply partitioned...
Methods and apparatus to implement receiver linearity enhancement
Methods and apparatus to implement receiver linearity enhancement are described. One example method includes controlling receiver gain by determining a level of...
Apparatus for and method of bluetooth and wireless local area network
coexistence using a single antenna in a...
A novel and useful apparatus for and method of providing a mechanism for achieving coexistence between a Bluetooth system and WLAN system collocated in the same...
System and method for recording high frame rate video, replaying
slow-motion and replaying normal speed with...
A method to record high frame rate video, compatible with existing industry standards, that permits selecting either slow-motion playback or true speed playback...