At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
CRC syndrome generation for multiple data input widths
A sequence of cyclic redundancy check syndromes can be produced based on a received sequence of sets of parallel data wherein different ones of the sets can...
Erasure decoding for receivers
A system comprising communication logic capable of receiving data signals from a network. The signals comprise both erasure error and random error. The system...
Adapting scan-BIST architectures for low power operation
A Scan-BIST architecture is adapted into a low power Scan-BIST architecture. A generator 102, compactor 106, and controller 110 remain the same as in the known...
Segmented scan paths with cache bit memory inputs
Scan and Scan-BIST architectures are commonly used to test digital circuitry in integrated circuits. The present disclosure improves upon low power Scan and...
IC with TAP, DIO interface, SIPE, and PISO circuits
Testing of die on wafer is achieved by; (1) providing a tester with the capability of externally communicating JTAG test signals using simultaneously...
Technique for duty cycle shift in hard disk drive write system
A circuit for providing a write current having a programmably adjustable duty cycle in a hard disk drive write channel has a differential pair gain circuit for...
Method for mixing high-gain and low-gain signal for wide dynamic range
A wide dynamic range image sensor method combines the response of high-gain sensing cells and low-gain sensing cells with better linearity than the prior art. A...
Reduced area digital-to-analog converter
One embodiment of the invention includes a digital-to-analog converter (DAC) system. A resistive ladder comprises a plurality of resistors having an...
Method and apparatus for unit interval calculation
A method is provided. In this method, a clock signal and an input signal are received, where the input signal is a Manchester encoded signal. A unit interval...
One-sided switching pulse width modulation amplifiers
One-sided pulse width modulated (PWM) amplifiers are disclosed. An example amplifier includes an integrator to receive first and second analog signals, and to...
Apparatus and method for efficient level shift
An apparatus is provided that uses a first level shifter for performing a voltage shift of a low level input signal of a first voltage domain to a high level...
Multi-mode circuit and a method for preventing degradation in the
Multi-mode circuit (the circuit) and a method for preventing degradation in the circuit. The circuit includes a first transistor that enables functioning of the...
LVDS data input circuit with multiplexer selecting data out input
First and second devices may simultaneously communicate bidirectionally with each other using only a single pair of LVDS signal paths. Each device includes an...
Etching method using an at least semi-solid media
An etching method that uses an etch reactant retained within at least a semi-solid media (120, 220, 224, 230). The etch reactant media is applied to selectively...
Backside nitride removal to reduce streak defects
Exemplary embodiments provide a method for fabricating an integrated circuit (IC) device with reduced streak defects. In one embodiment, the IC device structure...
Method of manufacturing an integrated circuit
A method of manufacturing an integrated circuit comprises depositing a electrically resistive layer of a material for serving as a thin film resistor (TFR),...
Method for fabricating isolated integrated semiconductor structures
An integrated semiconductor structure that has first and second bipolar transistor structures. The first bipolar transistor structure has a doped tank region in...
Multi-chambered metal electrodeposition system for semiconductor
A multi-chambered system for electroplating metal layers on a semiconductor substrate. The system comprises a fluid reservoir having at least a first chamber...
Wireless system with transmitter having multiple transmit antennas and
combining open loop and closed loop...
A wireless communication system (40). The system comprises transmitter circuitry (42) comprising encoder circuitry (44) for receiving a plurality of symbols...
Input/output boundary cells and output data summing scan cell
Scan testing of plural target electrical circuits, such as circuits 1 through N, becomes accelerated by using the scan test response data output from one...
Power efficient method for controlling an oscillator in a low power
synchronous system with an asynchronous I2C bus
In a method and apparatus for saving power in a device coupled to a bus, the device is placed to operate in a power saving mode by powering off a selective...
Decoding packets with deadlines in communications channels processing unit
A method of processing first and second record packets of real-time information includes computing for each packet a deadline interval and ordering processing...
Over current protection device
An over current protection device is described. It includes a plurality of input channels for receiving an input signal; a plurality of low pass filters coupled...
Methods and apparatus for over-voltage protection of device inputs
Methods and apparatus for over-voltage protection of device inputs are disclosed. An example apparatus to protect a device from an over-voltage condition...
Single supply class-D amplifier
Traditionally, switching amplifiers (i.e., class-D and class-G) with negative supply rails had issues with direct current (DC) power loss, included large...
Because of variations in open loop gain and bandwidth in successive approximate register (SAR) analog-to-digital converters (ADCs), designing amplifiers with...
Nitrogen profile in high-K dielectrics using ultrathin disposable capping
Metal Oxide Semiconductor (MOS) transistors fabricated using current art may utilize a nitridation process on the gate dielectric to improve transistor...
Poison-free and low ULK damage integration scheme for damascene
A method of forming a dual damascene structure is disclosed. A lower dielectric hardmask layer and an upper dielectric hardmask layer are deposited on an ultra...
Dual capillary IC wirebonding
The invention discloses apparatus and methods for the formation of bond wires in integrated circuit assemblies by attaching two separate wires using a dual...
Semiconductor chip package assembly method and apparatus for countering
The invention provides semiconductor chip packages, tools, and methods for preventing and for correcting leadfinger deformation caused during wirebonding in...
TAP and shadow port operating on rising and falling TCK
The disclosure describes a novel method and apparatus for providing a shadow access port within a device. The shadow access port is accessed to perform...
Method and apparatus for increasing the number of orthogonal signals using
Embodiments of the invention apply block spreading to transmitted signals to increase the number orthogonally multiplexed signals. The principle of the...
Radiofrequency and electromagnetic interference shielding
An electrical device comprising an electronic component mounted to a surface of a printed circuit board, a ground connection on said surface, and...
ADC chopping transconductor having two pairs of cascode transistors
A chopping transconductor includes an transconductor input stage coupled with input signals of the chopping transconductor; a chopping switch coupled with an...
Area and power efficient, high swing and monolitihic ground centered
headphone amplifier circuit operable on a...
A minimal area, power efficient, high swing and monolithic ground centered headphone amplifier circuit operable on a low voltage. An input amplifier stage...
IC with first and second distributors collectors and scan paths
An integrated circuit (70) having parallel scan paths (824-842, 924-942) includes a pair or pairs of scan distributor (800,900) and scan collector (844,944)...
Systems and methods for multi-mode battery charging
Various systems and methods for battery charging are disclosed herein. As just one example, a battery charger is disclosed that includes a current feedback loop...
Lateral trench MOSFET having a field plate
One embodiment relates to an integrated circuit that includes a lateral trench MOSFET disposed in a semiconductor body. The lateral trench MOSFET includes...
Chemical mechanical polishing pad having improved groove pattern
A chemical mechanical polishing pad and method for chemical-mechanical polishing is provided, wherein the polishing pad has a plurality of first mesas and one...
Changing scan paths shifting by changing mode select input state
Plural scan test paths (401) are provided to reduce power consumed during testing such as combinational logic (101). A state machine (408) operates according to...
Register selection circuitry receiving select signals from test interfaces
A TAP linking module (21, 51) permits plural TAPs (TAPs 1-4) to be controlled and accessed from a test bus (13) via a single TAP interface (20).
Method and system of indexing into trace data based on entries in a log
A method and system of indexing into trace data based on entries in a log buffer. At least some of the illustrative embodiments are methods comprising executing...
Method and apparatus for synchronizing signals in a testing system
The preferred embodiments of the present invention provide approaches for synchronizing signals in a testing system. In some embodiments, the timing signal...
Removing close-in interferers through a feedback loop
System and method for elimination of close-in interferers through feedback. A preferred embodiment comprises an interferer predictor (for example, interferer...
All-digital frequency synthesis with DCO gain calculation
An all-digital frequency synthesizer architecture is built around a digitally controlled oscillator (DCO) that is tuned in response to a digital tuning word...
Methods and apparatus to provide clock resynchronization in communication
Methods and apparatus to provide clock resynchronization in communication networks are disclosed. An example method of clock resynchronization disclosed herein...
HFM enable control system
A modulation control system for use with a high frequency modulator is described. This system comprises a latch for selectively receiving enable signals,...
Deinterleaving transpose circuits in digital display systems
The present invention provides a method and apparatus of converting a stream of pixel data in space and time into a stream of bitplane data. In particular, the...
Median and mean coherent filter and method for eliminating noise in touch
A touch screen system includes a touch screen assembly (30,31) and a touch screen controller (1A) coupled to terminals (24,25,26,27) of the touch screen...
Multistage chopper stabilized delta-sigma ADC with reduced offset
A relatively low frequency chopping operation is applied to a delta-sigma ADC to reduce DC offsets resulting from non-ideal component operation. Sequential...