At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Transmitter with internal compensation for variance in differential data
In at least some embodiments, an electronic device includes a first data endpoint and differential data transceiver coupled to the first data endpoint. The...
DC-DC boost converter
A DC-DC boost converter is provided that generally maintains discontinuous mode operation in a generally efficient manner. To accomplish this, a clamp...
Dynamic compensation for a pre-regulated charge pump
An apparatus is provided. The apparatus comprises an error amplifier that amplifies the difference between a reference voltage and a feedback voltage, a first...
Thin film resistors integrated at two different metal single die
An integrated circuit includes a first thin film resistor on a first dielectric layer. A first layer of interconnect conductors on the first dielectric layer...
Use of a biased precoat for reduced first wafer defects in high-density
According to various embodiments, the present teachings include methods for reducing first wafer defects in a high-density plasma chemical vapor deposition...
Timing analysis when integrating multiple circuit blocks while balancing
resource requirements and accuracy
An aspect of the present invention provides for timing analysis when integrating multiple circuit blocks while balancing resource requirements and accuracy. In...
Reduced signaling interface method and apparatus
This disclosure describes a reduced pin bus that can be used on integrated circuits or embedded cores within integrated circuits. The bus may be used for serial...
IEEE 1149.1 and P1500 test interfaces combined circuits and processes
In a first embodiment a TAP of IEEE standard 1149.1 is allowed to commandeer control from a WSP of IEEE standard P1500 such that the P1500 architecture,...
I/O switches and serializer for each parallel scan register
An emulator for emulating operations of data processing circuitry normally connected to and cooperable with a peripheral circuit includes serial scanning...
Tap demultiplexer with select and select one outputs for HTML
An integrated circuit can have plural core circuits, each having a test access port that is defined in IEEE standard 1149.1. Access to and control of these...
Mode selection based on special sequence of state machine states
A method of causing an interface to implement a mode from a plurality of selectable modes in which the interface operates according to a plurality of states...
1149.1 tap linking modules
IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for...
Scan controller control input to sequential core without scan path
Scan distributor, collector, and controller circuitry connect to the functional inputs and outputs of core circuitry on integrated circuits to provide testing...
Apparatus for and method of managing peak current consumption of multiple
subsystems in a mobile handset
A novel and useful mechanism for regulating and managing the peak current consumption of the subsystems in a mobile handset device. The mechanism of the present...
Reduction of handover latencies in a wireless communication system
Systems and methods for reduction of handover latencies in wireless communication systems are described herein. Some illustrative embodiments include a wireless...
A heterodyne receiver comprising a gain controllable RF mixer (14) which has a first input connected to a first local oscillator (16) and a second input...
Apparatus and method for monitoring speaker cone displacement in an audio
An apparatus for monitoring speaker cone displacement in an audio speaker includes: (a) an electromagnetic coil structure; (b) a ferrous core structure; the...
All-digital symbol clock recovery loop for synchronous coherent receiver
A symbol clock (16) associated with a symbol stream (5) in a synchronized communication receiver can be recovered by adjusting the phase of a symbol clock...
Parameterized sphere detector and methods of using the same
A Multiple-input Multiple-Output (MIMO) receiver is provided. The MIMO receiver comprises a parameterized sphere detector having two search modes. During a...
Antenna grouping and group-based enhancements for MIMO systems
Embodiments of the present disclosure provide a transmitter, a receiver and methods of operating a transmitter and a receiver. In one embodiment, the...
Multipath interference-resistant receivers for closed-loop transmit
diversity (CLTD) in code-division multiple...
System and method for providing interference resistance in communications systems using closed-loop transmit diversity (CLTD). A preferred embodiment comprises:...
Packet circuitry addressing independent and dependent information to
In one form of the invention, a process of sending real-time information from a sender computer (103) to a receiver computer (105) coupled to the sender...
CQI feedback for OFDMA systems
Embodiments of a feedback generator and decoder and methods of operating the feedback generator and decoder are presented. In one embodiment, the feedback...
Idle connection state power consumption reduction in a wireless local area
network using variable beacon data...
A novel and useful apparatus for and method of improving idle connection state power consumption in wireless local area network (WLAN) system using variable...
Automatic DTS CD Versus CD-DA detection within a file system-based device
A method of detection is described to be used in file system-based player devices to determine the type of compact disk that has been inserted into a player....
Memory power management systems and methods
Memory power management systems and methods are provided. One embodiment of the present invention includes a memory power management system. The system...
Resistivity sense bias circuits and methods of operating the same
Resistivity sense bias circuits are described herein. An example resistivity sense bias circuit for use with a magnetoresistive read head includes a current...
SLM projection display with series DMD illuminator
The addition of DMD illumination modulator(s) 702 in series with projection SLM(s) 706/709 to produce high-performance projection displays with improved optical...
Reducing adherence in a MEMS device
In one embodiment, an apparatus for reducing adherence in a micro-electromechanical system (MEMS) device comprises a substrate. A MEMS is disposed outwardly...
System and method for correlating broadcast station with geographic
proximity on earth
A communication device for use in a system including a first global positioning system satellite, a second global positioning satellite, a broadcast transmitter...
Time-interleaved analog-to-digital converter
A time-interleaved (TI) analog-to-digital converter (ADC) is provided. The TI ADC generally comprises a clock generator, two or more ADCs, adjustable delay...
Methods and apparatus to lock a phase lock loop to a motor
Methods and apparatus to lock a phase lock loop to a spindle motor are disclosed. An example controller comprises a counter to determine a period of an...
Double wafer carrier process for creating integrated circuit die with
through-silicon vias and...
A TSV-MEMS packaging process is provided. The process includes forming TSVs in the front side of the product wafer, and attaching a first carrier to the front...
Methods to enhance effective work function of mid-gap metal by
incorporating oxygen and hydrogen at a low...
A process is disclosed of forming metal replacement gates for PMOS transistors with oxygen in the metal gates such that the PMOS gates have effective work...
Electrically programmable fuse
A semiconductor device includes a fin-fuse and an SOI transistor. The SOI transistor is located on an SOI substrate and has a source region and a drain region....
Process method to fully salicide (FUSI) both N-poly and P-poly on a CMOS
An improved method of forming a fully silicided (FUSI) gate in both NMOS and PMOS transistors of the same MOS device is disclosed. In one example, the method...
Multiple indium implant methods and devices and integrated circuits
An integrated circuit (IC) includes at least one NMOS transistor, wherein the NMOS transistor includes a substrate having a semiconductor surface, and a gate...
Multiple-gate MOSFET device and associated manufacturing methods
One embodiment of the present invention relates to a method of fabricating a multi-gate transistor. During the method a second gate electrode material is...
Light recycling in a micromirror-based projection display system
A digital micromirror projection display system is disclosed in which "off" pixel light is recaptured and recycled. In the disclosed system, a digital...
Clock delay circuits and multiplexer connected to boundary scan circuitry
A Propagation Test instruction, a Decay Test instruction and a Cycle Test instruction provide testing of DC and AC interconnect circuits between circuits...
Entering a shift-DR state in one of star connected components
A method implemented to test a plurality of components coupled in a star configuration, each component having a test access port (TAP) controller. The method...
On-chip receiver sensitivity test mechanism
An on-chip receiver sensitivity test mechanism for use in an integrated RF transmitter wherein the transmitter and the receiver share the same oscillator. The...
Method and apparatus for transmit power control in wireless data
The distance between a first Multi Band Orthogonal Frequency Division Multiplex (MB-OFDM) data transceiver and a second or more such transceiver is determined...
Wideband reference signal transmission in SC-FDMA communication systems
Embodiments of the invention provide methods for transmitting reference signals (RS) from user equipments (UEs) in wireless communication systems. These RS are...
Method for calibrating automatic gain control in wireless devices
Disclosed herein is an iterative process for calibrating an AGC in a wireless system, wherein the iterative process comprises transmitting a calibration signal,...
System and method for security association between communication devices
within a wireless home network
Embodiments of the application describe a method and system for discovering and authenticating communication devices and establishing a secure communication...
A method and system for generating a set of candidate symbols. A system includes a Multiple Input Multiple Output ("MIMO") receiver. The receiver includes a...
Candidate list generation and interference cancellation framework for MIMO
A method and system for performing Multiple-Input Multiple-Output ("MIMO") detection that reduces complexity by decomposing MIMO detection problem into two less...
Robust detection of packet types
Disclosed herein is a system and method for determining the presence of rotated-BPSK modulation. In addition, disclosed herein is a system and method for...
System and method of communication in mesh networks
A network node is provided that includes a transceiver and a component. The transceiver is operable for communication of messages having a broadcast portion and...