Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,968,415 Transistor with reduced short channel effects and method
A method of fabricating a transistor (10) comprises forming source and drain regions (46) and (47) using a first sidewall (42) and (43) as a mask and forming a...
US-7,967,448 Optical system for a thin, low-chin, projection television
A micro-mirror based projection display system in an enclosure with minimum chin and depth measurements is disclosed. A light source, such as a solid state...
US-RE42,494 Preventing drain to body forward bias in a MOS transistor
A voltage level shifting circuit (FIG. 4) has a plurality of PMOS transistors M.sub.1, M.sub.2, M.sub.3 connected in parallel for respectively driving a...
US-7,966,533 Register device and methods for using such
Various systems and methods for registering data are disclosed herein. For example, test enabled flip-flop devices are provided. Such devices include a test...
US-7,966,528 Watchdog mechanism with fault escalation
A method for handling watchdog events of an electronic device includes detecting a watchdog fault in a normal mode, which is a watchdog event in which a...
US-7,966,527 Watchdog mechanism with fault recovery
A method for handling watchdog events of an electronic device includes detecting a watchdog fault in a normal mode, which is a watchdog event in which a...
US-7,966,183 Multiplying confidence scores for utterance verification in a mobile telephone
Automatic speech recognition verification using a combination of two or more confidence scores based on UV features which reuse computations of the original...
US-7,965,798 Robust packet detection, symbol timing, channel length estimation and channel response estimation for wireless...
A method. The method includes producing a first signal match indication based on at least one match indication indicative of a match between at least one signal...
US-7,965,797 Method, system and apparatus for generating constant amplitude zero autocorrelation sequences
A method, system and apparatus for generating a constant amplitude zero autocorrelation (CAZAC) sequence to be transmitted on a wireless communication channel...
US-7,965,657 Sounding reference signal cell specific sub-frame configuration
A method of wireless communication including a plurality of fixed basestations and a plurality of mobile user equipment with each basestation transmitting to...
US-7,965,280 Wait mode pen-touch detection and method for touch screen controller
A touch screen controller (1A) includes circuitry (2B) for generating a pen touch detection signal (PENTOUCH) having a first level if a touch point (Q) of a...
US-7,965,218 SAR ADC
An electronic device is provided for analog to digital conversion using successive approximation. The device comprises a first ADC stage. The first ADC stage...
US-7,965,139 Amplifier offset and noise reduction in a multistage system
Conventional multistage amplifiers oftentimes employ trim circuits or highly matched components to combat noise and offset contributions. Having trim circuitry...
US-7,965,103 Quad to binary converter with directly connected and coupled outputs
Quad-state logic elements and quad-state memory elements are used to reduce the wiring density of integrated circuits. The resulting reduction in wiring...
US-7,965,100 Transmitter with internal compensation for variance in differential data line impedance
In at least some embodiments, an electronic device includes a first data endpoint and differential data transceiver coupled to the first data endpoint. The...
US-7,965,071 DC-DC boost converter
A DC-DC boost converter is provided that generally maintains discontinuous mode operation in a generally efficient manner. To accomplish this, a clamp...
US-7,965,067 Dynamic compensation for a pre-regulated charge pump
An apparatus is provided. The apparatus comprises an error amplifier that amplifies the difference between a reference voltage and a feedback voltage, a first...
US-7,964,919 Thin film resistors integrated at two different metal single die
An integrated circuit includes a first thin film resistor on a first dielectric layer. A first layer of interconnect conductors on the first dielectric layer...
US-7,964,517 Use of a biased precoat for reduced first wafer defects in high-density plasma process
According to various embodiments, the present teachings include methods for reducing first wafer defects in a high-density plasma chemical vapor deposition...
US-7,962,872 Timing analysis when integrating multiple circuit blocks while balancing resource requirements and accuracy
An aspect of the present invention provides for timing analysis when integrating multiple circuit blocks while balancing resource requirements and accuracy. In...
US-7,962,818 Reduced signaling interface method and apparatus
This disclosure describes a reduced pin bus that can be used on integrated circuits or embedded cores within integrated circuits. The bus may be used for serial...
US-7,962,817 IEEE 1149.1 and P1500 test interfaces combined circuits and processes
In a first embodiment a TAP of IEEE standard 1149.1 is allowed to commandeer control from a WSP of IEEE standard P1500 such that the P1500 architecture,...
US-7,962,816 I/O switches and serializer for each parallel scan register
An emulator for emulating operations of data processing circuitry normally connected to and cooperable with a peripheral circuit includes serial scanning...
US-7,962,815 Tap demultiplexer with select and select one outputs for HTML
An integrated circuit can have plural core circuits, each having a test access port that is defined in IEEE standard 1149.1. Access to and control of these...
US-7,962,814 Mode selection based on special sequence of state machine states
A method of causing an interface to implement a mode from a plurality of selectable modes in which the interface operates according to a plurality of states...
US-7,962,813 1149.1 tap linking modules
IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for...
US-7,962,812 Scan controller control input to sequential core without scan path
Scan distributor, collector, and controller circuitry connect to the functional inputs and outputs of core circuitry on integrated circuits to provide testing...
US-7,962,183 Apparatus for and method of managing peak current consumption of multiple subsystems in a mobile handset
A novel and useful mechanism for regulating and managing the peak current consumption of the subsystems in a mobile handset device. The mechanism of the present...
US-7,962,139 Reduction of handover latencies in a wireless communication system
Systems and methods for reduction of handover latencies in wireless communication systems are described herein. Some illustrative embodiments include a wireless...
US-7,962,112 Heterodyne receiver
A heterodyne receiver comprising a gain controllable RF mixer (14) which has a first input connected to a first local oscillator (16) and a second input...
US-7,961,892 Apparatus and method for monitoring speaker cone displacement in an audio speaker
An apparatus for monitoring speaker cone displacement in an audio speaker includes: (a) an electromagnetic coil structure; (b) a ferrous core structure; the...
US-7,961,832 All-digital symbol clock recovery loop for synchronous coherent receiver systems
A symbol clock (16) associated with a symbol stream (5) in a synchronized communication receiver can be recovered by adjusting the phase of a symbol clock...
US-7,961,826 Parameterized sphere detector and methods of using the same
A Multiple-input Multiple-Output (MIMO) receiver is provided. The MIMO receiver comprises a parameterized sphere detector having two search modes. During a...
US-7,961,810 Antenna grouping and group-based enhancements for MIMO systems
Embodiments of the present disclosure provide a transmitter, a receiver and methods of operating a transmitter and a receiver. In one embodiment, the...
US-7,961,774 Multipath interference-resistant receivers for closed-loop transmit diversity (CLTD) in code-division multiple...
System and method for providing interference resistance in communications systems using closed-loop transmit diversity (CLTD). A preferred embodiment comprises:...
US-7,961,758 Packet circuitry addressing independent and dependent information to different proxies
In one form of the invention, a process of sending real-time information from a sender computer (103) to a receiver computer (105) coupled to the sender...
US-7,961,672 CQI feedback for OFDMA systems
Embodiments of a feedback generator and decoder and methods of operating the feedback generator and decoder are presented. In one embodiment, the feedback...
US-7,961,659 Idle connection state power consumption reduction in a wireless local area network using variable beacon data...
A novel and useful apparatus for and method of improving idle connection state power consumption in wireless local area network (WLAN) system using variable...
US-7,961,575 Automatic DTS CD Versus CD-DA detection within a file system-based device
A method of detection is described to be used in file system-based player devices to determine the type of compact disk that has been inserted into a player....
US-7,961,546 Memory power management systems and methods
Memory power management systems and methods are provided. One embodiment of the present invention includes a memory power management system. The system...
US-7,961,418 Resistivity sense bias circuits and methods of operating the same
Resistivity sense bias circuits are described herein. An example resistivity sense bias circuit for use with a magnetoresistive read head includes a current...
US-7,961,399 SLM projection display with series DMD illuminator
The addition of DMD illumination modulator(s) 702 in series with projection SLM(s) 706/709 to produce high-performance projection displays with improved optical...
US-7,961,376 Reducing adherence in a MEMS device
In one embodiment, an apparatus for reducing adherence in a micro-electromechanical system (MEMS) device comprises a substrate. A MEMS is disposed outwardly...
US-7,961,144 System and method for correlating broadcast station with geographic proximity on earth
A communication device for use in a system including a first global positioning system satellite, a second global positioning satellite, a broadcast transmitter...
US-7,961,123 Time-interleaved analog-to-digital converter
A time-interleaved (TI) analog-to-digital converter (ADC) is provided. The TI ADC generally comprises a clock generator, two or more ADCs, adjustable delay...
US-7,960,936 Methods and apparatus to lock a phase lock loop to a motor
Methods and apparatus to lock a phase lock loop to a spindle motor are disclosed. An example controller comprises a counter to determine a period of an...
US-7,960,840 Double wafer carrier process for creating integrated circuit die with through-silicon vias and...
A TSV-MEMS packaging process is provided. The process includes forming TSVs in the front side of the product wafer, and attaching a first carrier to the front...
US-7,960,802 Methods to enhance effective work function of mid-gap metal by incorporating oxygen and hydrogen at a low...
A process is disclosed of forming metal replacement gates for PMOS transistors with oxygen in the metal gates such that the PMOS gates have effective work...
US-7,960,760 Electrically programmable fuse
A semiconductor device includes a fin-fuse and an SOI transistor. The SOI transistor is located on an SOI substrate and has a source region and a drain region....
US-7,960,280 Process method to fully salicide (FUSI) both N-poly and P-poly on a CMOS flow
An improved method of forming a fully silicided (FUSI) gate in both NMOS and PMOS transistors of the same MOS device is disclosed. In one example, the method...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.