At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
F-RAM device with current mirror sense amp
A F-RAM memory device containing a current mirror sense amp. A F-RAM memory device containing a current mirror sense amp coupled to a negative voltage generator....
F-SRAM before package solid data write
A process of polarizing a programmable data storage component of an integrated circuit by polarizing the ferroelectric capacitors in the same orientation and...
Content addressable memory based on a ripple search scheme
A scheme for ultra-low power content addressable memory based on a ripple search is disclosed. In one embodiment, a system for content addressable memory (CAM),...
Light valve assembly with a holographic optical element and a method of
making the same
A light valve assembly comprises a holographic optical element and a light valve that comprises an array of individually addressable pixels. The light valve...
Color mapping techniques for color imaging devices
Disclosed embodiments relate to techniques for color gamut mapping when an input signal transmitting color visual images has a different color gamut than does...
Automatic gain control
A method and system for providing automatic gain control for a differential amplifier are provided. An impedance network is set to have a first impedance that...
Current canceling variable gain amplifier and transmitter using same
A current canceling CMOS variable gain amplifier includes a first leg and a second leg. The first leg has a first input line, a first output line, a first ON...
High speed intra-pair de-skew circuit
For differential signal transmission (especially in high speed applications), intra-pair skew between paths carrying complementary portions of a differential...
Power-on reset circuit
An integrated circuit provides a power on reset signal with respect to a supply voltage level supplying the electronic device. The integrated circuit comprises a...
Minimizing leakage in logic designs
Devices and methods are disclosed for logic gate devices to provide reduced leakage while improving performance. The device is configured for low leakage logic...
Bus low voltage differential signaling (BLVDS) circuit
A differential signaling circuit and a control circuit. The differential signaling circuit includes a first positive driver and a first negative driver. The...
Current mode controlled DC-to-DC converter
An apparatus having an input voltage and an output voltage is provided. The apparatus comprises a switch that receives the input voltage and that is adapted to...
Technique to improve dropout in low-dropout regulators by drive adjustment
An electronic device includes a low drop-out regulator for providing a regulated output voltage. The low drop-out regulator generally comprises a power MOSFET...
Regulator with improved load regulation
A regulator to provide an output voltage of a constant level at an output node. In an embodiment, the regulator contains a pass transistor to provide a...
Semiconductor device having improved contacts
A device with a solder joint made of a copper contact pad (210) of certain area (202) and an alloy layer (301) metallurgically attached to the copper pad across...
MOS transistor with gate trench adjacent to drain extension field
An integrated circuit containing an MOS transistor with a trenched gate abutting an isolation dielectric layer over a drift region. The body well and source...
Gate CD trimming beyond photolithography
A semiconductor device is fabricated with a selected critical dimension. A gate dielectric layer is formed over a semiconductor body. A gate layer comprised of a...
Use of a single mask during the formation of a transistor's drain
extension and recessed strained epi regions
A method 300 for forming a transistor's drain extension 70 and recessed strained epi regions 150 with a single mask step 306. In an example embodiment, the...
Method to improve transistor tox using SI recessing with no additional
A method of forming a transistor device is provided wherein a gate structure is formed over a semiconductor body of a first conductivity type. The gate structure...
Integration scheme for changing crystal orientation in hybrid orientation
technology (HOT) using direct silicon...
Optimizing carrier mobilities in MOS transistors in CMOS ICs requires forming (100)-oriented silicon regions for NMOS and (110) regions for PMOS. Methods such as...
Method for forming CMOS transistors having FUSI gate electrodes and
targeted work functions
A method for making CMOS transistors that includes forming a NMOS transistor and a PMOS transistor having an undoped polysilicon gate electrode and a hardmask....
Array-processed stacked semiconductor packages
One embodiment of the invention is a semiconductor system (1400) of arrays (1401, 1402, etc.) of packaged devices. Each array includes a sheet-like substrate...
Adjustable width cassette for wafer film frames
An expandable width cassette for storing and transporting thin planar objects of different widths is provided. The cassette 10 includes two side panels 12 of...
Layout data reduction for use with electronic design automation tools
A system and method which stores a three dimensional physical representation of an electrical circuit such as an integrated circuit design uses a database having...
Treatment of trim photomask data for alternating phase shift lithography
In accordance with the invention, there is a method of designing a lithography mask. The method can comprise generating initial phase photomask data and initial...
Reduced signaling interface method and apparatus
This disclosure describes a reduced pin bus that can be used on integrated circuits or embedded cores within integrated circuits. The bus may be used for serial...
Data summing boundary cell
Scan testing of plural target electrical circuits, such as circuits 1 through N, becomes accelerated by using the scan test response data output from one...
Secure mode for processors supporting MMU and interrupts
A digital system is provided with a secure mode (3.sup.rd level of privilege) built in a non-invasive way on a processor system that includes a processor core,...
Multi-threading processors, integrated circuit devices, systems, and
processes of operation and manufacture
A multi-threaded microprocessor (1105) for processing instructions in threads. The microprocessor (1105) includes first and second decode pipelines (1730.0,...
Microprocessor with rounding dot product instruction
A functional unit in a digital system is provided with a rounding DOT product instruction, wherein a product of first pair of elements is combined with a product...
Sharing wavelet domain components among encoded signals
A system for sharing wavelet domain components among encoded signals receives a set of signals decomposed and encoded according to a wavelet transform. The...
Synchronizing on-chip data processor trace and timing information for
Emulation information indicative of internal operations of a data processor can be provided for use by an apparatus external to the data processor. A stream of...
Scalable VLSI architecture for K-best breadth-first decoding
In some embodiments, a device includes a multiple-input multiple-output ("MIMO") decoder module coupled to a first log-likelihood-ratio ("LLR") computing unit....
Locally administered MAC address based method for selectively and
efficiently identifying enhanced version...
Embodiments of the invention provide a method for selectively identifying nodes implemented enhanced version of a standard by creating a random locally...
Versatile system for dual carrier transformation in orthogonal frequency
The present invention provides a versatile system for selectively spreading carrier data across multiple carrier paths within an Orthogonal Frequency Division...
F-SRAM margin screen
A process of testing an integrated circuit containing a programmable data storage component containing at least two ferroelectric capacitors coupled to...
Hard disk drive preamplifier timers and methods to calibrate hard disk
drive preamplifier timers
Hard disk drive preamplifier timers and methods to calibrate hard disk drive preamplifier timers are disclosed. A timer in a hard disk drive preamplifier...
Output short circuit and load detection
One embodiment of an apparatus for testing an amplifier includes an amplifier having a driver and a filter, the filter being connected between an output of the...
Systems and methods of reduced distortion in a class D amplifier
Systems and methods for reduced distortion in a class D amplifier are provided. An "ideal" digital output signal is produced. The "ideal" digital output signal...
Chopper stabilized operational amplifier
Chopper stabilized operational amplifiers are in common use. One drawback of these amplifiers, however, is that there is an inherent tone present at the chopper...
Bias current generator for multiple supply voltage circuit
An electronic device supplied by multiple supply voltages includes a bias current generating stage and maximum current selection stage. The bias current...
Defining a default configuration for configurable circuitry in an
An integrated circuit with a configurable portion, such as an input/output port, that can be placed in a default configuration prior to actual configuration of...
Combination continuous and discontinuous control of a power regulator
A power regulator system is described. The system includes a switching system comprising at least one switch and an inductor, the switching system being...
Dynamic phase manager for multi-phase switching regulators
An apparatus is provided. The apparatus comprises a current sensor, an error amplifier, a comparator, an analog-to-digital converter (ADC), control logic, and...
Capacitor-based method for determining and characterizing scribe seal
integrity and integrity loss
One embodiment of the present invention relates to a scribe seal integrity detector. In this embodiment a scribe seal integrity detector is formed in an...
Lateral drain-extended MOSFET having channel along sidewall of drain
An integrated circuit (200) includes one of more transistors (210) on or in a substrate (10) having semiconductor surface layer, the surface layer having a top...
Integrated circuit inductor with integrated vias
Integrated circuit inductors (5) are formed by interconnecting various metal layers (10) in an integrated circuit with continuous vias (200). Using continuous...
Method of manufacturing an electronic device including a PNP bipolar
A method of manufacturing an electronic device including a PNP bipolar transistor comprises forming a collector in a substrate, depositing a base layer and an...
Trench isolation comprising process having multiple gate dielectric
thicknesses and integrated circuits therefrom
A method of fabricating an integrated circuit (IC) including a first plurality of MOS transistors having a first gate dielectric having a first thickness in...
Process for forming integrated circuits with both split gate and common
gate FinFET transistors
A method is disclosed for forming an integrated circuit including a common gate FinFET device and a split gate FinFET device. Taller fins and shorter fins of...