Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: texas instruments





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,887,875 Method to reduce photoresist poisoning
A silicon rich anti-reflective coating (30) is formed on a layer (10) in which narrow linewidth features are to be formed. Prior to the formation of a...
US-7,886,271 Embedding event information in the timing stream
When events are traced, the timing stream is used to associate events with instructions and indicate pipeline advances precluding the recording of stall cycles....
US-7,886,255 Method for design of programmable data processors
A method of integrated circuit programmed data processor design includes selecting a benchmark application, selecting an initial set of architecture parameters,...
US-7,886,198 Method and system of identifying overlays used by a program
A method and system of identifying overlays used by a program. The overlays may be executable overlays (e.g., overlay programs and dynamically linked library...
US-7,886,194 Event-generating instructions
An information carrier medium containing debugging software that, when executed by a processor, causes the processor to generate an event signal and an event...
US-7,886,134 Loop iteration prediction by supplying pseudo branch instruction for execution at first iteration and storing...
This invention combines a loop support mechanism and a branch prediction mechanism. After an instruction execution unit executes an end block instruction of a...
US-7,886,096 Throughput measurement of a total number of data bits communicated during a communication period
A method, system, and apparatus to hardware initiated throughput (HITM) measurement inside an OCP system using OCP side band signals are disclosed. In one...
US-7,885,687 Device for updating configuration information in a wireless network
In one aspect, a digital device comprises a wireless station, a universal serial bus (USB) port, a memory, and a processor. The processor is configured to detect...
US-7,885,625 RF A/D converter with phased feedback to low noise amplifier
Methods and apparatus to perform radio frequency (RF) analog-to-digital conversion are described. According to one example, a receiver includes an amplifier to...
US-7,885,473 Method of CABAC coefficient magnitude and sign decoding suitable for use on VLIW data processors
This invention decodes coefficient magnitudes in compressed video data using a selected context and speculatively decodes a coefficient sign. The next context...
US-7,885,414 Band-selectable stereo synthesizer using strictly complementary filter pair
A new method is proposed that produces stereophonic sound image out of monaural signal within a selected frequency regions. The system employs a strictly...
US-7,885,211 Selective rank CQI and PMI feedback in wireless networks
Within a wireless network, feedback information is used to determine channel quality. A node in the network receives a configuration message indicating at least...
US-7,885,144 Time-dependant gain control for an amplifier used in receiving echoes
An amplifier circuit to amplify a sequence of echoes and to generate a corresponding sequence of amplified signals. In an embodiment, the amplifier includes an...
US-7,884,988 Supplemental reset pulse
A micromechanical device and system utilizing a supplemental reset pulse to ensure deflectable members deflect to the desired position. After loading data into a...
US-7,884,746 Noise limitation of a signal dependent multibit digital to analog signal conversion
Several methods and a system of noise limitation of a signal dependent multibit digital to analog signal conversion are disclosed. An exemplary embodiment...
US-7,884,651 Comparator
An electronic device compares a first voltage with a selected first reference voltage or second reference voltage. The electronic device includes a comparator...
US-7,884,641 Setting operating mode of an interface using multiple protocols
This invention is an integrated circuit having at least one data pin connecting to external circuits. The invention includes a plurality of operational units...
US-7,884,449 Process for precision placement of integrated circuit overcoat material
The present invention provides a process for manufacturing an integrated circuit (IC) package and an integrated circuit (IC) package. The process, without...
US-7,884,019 Poison-free and low ULK damage integration scheme for damascene interconnects
A method of forming a dual-damascene structure is disclosed. A lower dielectric hardmask layer and an upper dielectric hardmask layer are deposited on an ultra...
US-7,884,009 Semiconductor device with an improved solder joint
A semiconductor device with an improved solder joint system is described. The solder system includes two copper contact pads connected by a body of solder and...
US-7,883,977 Advanced CMOS using super steep retrograde wells
The present invention is a method for forming super steep doping profiles in MOS transistor structures. The method comprises forming a carbon containing layer...
US-7,883,973 Method of forming semiconductor wells
A method is provided of forming a semiconductor device. A substrate is provided having a dielectric layer formed thereover. The dielectric layer covers a...
US-7,883,955 Gate dielectric/isolation structure formation in high/low voltage regions of semiconductor device
A semiconductor device has a thicker gate dielectric layer (gate-insulation film 16 of, e.g., 40 nm) for a high voltage PMOS transistor (Tr1) that is formed...
US-7,883,936 Multi layer low cost cavity substrate fabrication for PoP packages
In a method and system for fabricating a semiconductor device (100) having a package-on-package structure, a base laminate substrate (BLS) (110) is formed to...
US-7,883,909 Method to measure ion beam angle
A device and method for measuring ion beam angle with respect to a substrate is disclosed. The method includes forming a plurality of shadowing structures...
US-7,883,822 Graded lithographic mask
In one aspect there is provided a gray scale lithographic mask that comprises a transparent substrate and a metallic layer located over the substrate, wherein...
US-7,883,573 Method for preparing a source material for ion implantation
The present invention provides, for use in a semiconductor manufacturing process, a method (100) of preparing an ion-implantation source material. The method...
US-7,883,219 System and method for displaying images
System and method for thin projection display systems. An embodiment comprises a light source, an array of light modulators optically coupled to the light...
US-7,882,625 Transfer mask in micro ball mounter
The objective of this invention is to provide a transfer mask that is able to accurately pass micro-balls onto terminal areas on a substrate. A thin plate...
US-7,879,642 Solid-state sensor and manufacturing method thereof
A sensor having photodiodes whose sensitivity and storage capacity can be increased is provided. The sensor is formed by arranging the photodiodes in an array...
US-7,877,658 IEEE 1149.1 and P1500 test interfaces combined circuits and processes
In a first embodiment a TAP of IEEE standard 1149.1 is allowed to commandeer control from a WSP of IEEE standard P1500 such that the P1500 architecture, normally...
US-7,877,654 Selectable JTAG or trace access with data store and output
An addressable interface selectively enables JTAG TAP domain operations or Trace domain operations within an IC. After being enabled, the TAP receives TMS and...
US-7,877,653 Address and TMS gating circuitry for TAP control circuit
The disclosure provides a novel method and apparatus for inputting addresses to devices to select the device TAP for access. Further, the disclosure provides a...
US-7,877,651 Dual mode test access port method and apparatus
Two common varieties of test interfaces exist for ICs and/or cores, the IEEE 1149.1 Test Access Port (TAP) interface and internal scan test ports. The TAP serves...
US-7,877,650 Core circuit test architecture
A scan test architecture facilitates low power testing of semiconductor circuits by selectively dividing the serial scan paths into shorter sections....
US-7,877,536 Scalable distributed routing scheme for PCI express switches
A Peripheral Component Interconnect (PCI) Express switch is provided. The PCI Express switch includes a first routing information bus connected to the first...
US-7,876,856 Quadrature receiver with correction engine, coefficient controller and adaptation engine
Methods and apparatus to compensate for I/Q mismatch in quadrature receivers are disclosed. An example apparatus disclosed herein comprises a correction engine...
US-7,876,854 High data rate closed loop MIMO scheme combining transmit diversity and data multiplexing
Closed loop multiple-antenna wireless communications system with antenna weights determined by maximizing a composite channel signal-to-interference-plus-noise...
US-7,876,726 Adaptive allocation of communications link channels to I- or Q-subchannel
System and method for adaptively allocating channels to subchannels and maintain balance on the subchannels. A preferred embodiment comprises an assignment unit...
US-7,876,696 Adaptive upstream bandwidth estimation and shaping
One embodiment of the present invention includes a method for adaptively estimating available upstream bandwidth in a network. The method comprises monitoring...
US-7,876,340 Pulse width modulation algorithm
In display systems employing spatial light modulators, the OFF-state light from OFF-state pixels of the spatial light modulator can be captured and directed back...
US-7,876,298 Control timing for spatial light modulator
A spatial light modulator clocking method, called fast-clear, which employs embedded clear hardware in the SLM to enable the fast-clear bit to generate...
US-7,876,242 Method and apparatus for unit interval calculation of displayport auxilliary channel without CDR
A method for decoding a Manchester-II encoded DISPLAYPORT compatible signal is provided. In this method, several counters are reset. A unit interval (UI) counter...
US-7,876,112 Parallel scan distributors and collectors and process of testing integrated circuits
An integrated circuit (70) having parallel scan paths (824-842, 924-942) includes a pair or pairs of scan distributor (800,900) and scan collector (844,944)...
US-7,873,889 JTAG bus communication method and apparatus
The present disclosure describes using the JTAG Tap's TMS and/or TCK terminals as general purpose serial Input/Output (I/O) Manchester coded communication...
US-7,873,886 PC-connectivity for on-chip memory
An interface for converting a traditional scan-chain interface into one where locations in the scan-chain can be read or written to from an addressed interface...
US-7,872,841 In package ESD protections of IC using a thin film polymer
A packaged semiconductor device (200) with a substrate (220) having, sandwiched in an insulator (221), a flat sheet-like sieve member (240) made of a non-linear...
US-7,872,486 Wing-shaped support members for enhancing semiconductor probes and methods to form the same
Example wing-shaped support members for enhancing semiconductor device probes and methods to form the same are disclosed. A disclosed example semiconductor...
US-7,872,456 Discontinuous conduction mode pulse-width modulation
One embodiment of the invention includes a power regulator system. The system includes a switching system configured to generate an output voltage across a load...
US-7,872,338 Microelectromechanical device packages with integral heaters
A microelectromechanical device package with integral a heater and a method for packaging the microelectromechanical device are disclosed in this invention. The...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.