At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Systems and methods for temperature measurement using n-factor coefficient
Various systems and methods for temperature measurement are disclosed. For example, some embodiments of the present invention provide temperature measurement...
Event-driven test framework
A modular instance-aware event-driven test framework is described. It includes an event-driven test framework, a transition-graph test model for the event-driven...
Active removal of aliasing frequencies in a decimating structure by
changing a decimation ratio in time and space
When a sample stream is decimated, frequency components from outside of a desired frequency band are aliased into the desired band, causing interference and loss...
System and method for improving bit-loading in discrete multitone-based
digital subscriber line modems
A system and method for improving bit-loading in discrete multitone (DMT)-based digital subscriber line (DSL) modems. In one embodiment, the system includes: (1)...
The present invention relates to controlling the timing of a clock signal in high speed circuits, such as an analogue-digital converter (ADC). In some high speed...
Translator circuit having internal positive feedback
An integrated circuit (200) includes a translator circuit (210) for translating from a lower logic-level voltage range signal (101(a), 101(b)) to a higher...
Method and system for testing a settling time for a device-under-test
A system and method are disclosed for testing a settling time of a device-under-test (DUT). A method for determining a settling time of a device-under-test (DUT)...
Holdover circuit for a power converter using a bi-directional switching
A holdover circuit is configured with a holdover capacitor, preferably an aluminum electrolytic capacitor, to provide uninterruptible operation for an electrical...
Methods and apparatus of etch process control in fabrications of
The present invention provides a method for removing sacrificial materials in fabrications of microstructures using a selected spontaneous vapor phase chemical...
Method and system for correcting signal integrity crosstalk violations
A system and method for repairing crosstalk delays are disclosed herein. By modeling the change in effective capacitance, one may determine the delay...
Adapting scan architectures for low power operation
Scan architectures are commonly used to test digital circuitry in integrated circuits. The present invention describes a method of adapting conventional scan...
Method of improving communications data throughput on embedded systems and
reducing the load on the operating...
A method is provided for dramatically improving communications data throughput on embedded systems and reducing the load on the operating system and central...
Method, system and apparatus for measuring an idle value of a central
In a method, system and apparatus for measuring an idle value of a Central Processing Unit (CPU) in an embedded system, the CPU increments a hardware counter in...
Echo suppression with increment/decrement, quick, and time-delay counter
Hands-free phones with voice activity detection using a comparison of frame power estimate with an adaptive frame noise power estimate, automatic gain control...
Substrate, with ESD magnetically induced wires, bound to passives/product
A device is protected from induced or unexpected current spikes or surges, by receiving the current spikes through a conducting wire. The conducting wire is...
Gray code to sign and magnitude converter
The present invention relates to Gray Codes and their conversion to sign and magnitude representation. Gray codes are used in flash ADCs (analogue to digital...
Resistor self-trim circuit for increased performance
In a method and apparatus for trimming values of load resistors to reduce variations there between, a common mode feedback loop (CMFBL) included in a...
Method and delay circuit with accurately controlled duty cycle
A delay locked loop includes a storage element coupled to a data bus and produces a data synchronization signal. A phase detector receives a data clock signal...
High speed current mode write driver
An integrated circuit (100) includes a current mode write driver (105). The write driver (105) includes a switching control circuit (110) including (i) a DC...
Leakage compensation circuit using limiting current inverter
The leakage compensation circuit includes: a replica circuit of a circuit to be compensated, the replica circuit provides a replica leakage current equal to a...
Light-emitting device driving gear
When an APC selection signal FA is set to H level to start an APC operation, a monitor voltage V.sub.A is immediately generated from a monitor voltage generating...
Unbalanced plural string LED driver with common return resistor
The present disclosure describes systems and methods for driving light emitting diodes (LEDs). At least some embodiments include an LED driver system that...
Support structure for low-k dielectrics
A semiconductor device employs a support structure to mitigate damage to dielectric layers having a low dielectric constant (k). The semiconductor device...
Air gap in integrated circuit inductor fabrication
A semiconductor device, such as an inductor, is formed with an air gap. A first level has an intra-metal dielectric layer including one or more inductor loops,...
Method to improve performance of secondary active components in an esige
According to various embodiments, there are eSiGe CMOS devices and methods of making them. The method of making a substrate for a CMOS device can include...
Methods for forming gate electrodes for integrated circuits
A method of forming an integrated circuit can include the steps of providing a substrate having a semiconducting surface and forming a plurality of...
Semiconductor CMOS devices and methods with NMOS high-k dielectric present
in core region that mitigate damage...
The present invention facilitates semiconductor fabrication by providing methods of fabrication that selectively form high-k dielectric layers within NMOS...
Transistors with recessed active trenches for increased effective gate
A method of manufacturing a semiconductor device having recessed active trenches by providing a substrate with STI and active regions, forming a first oxide...
Method of mapping lithography focus errors
The present application is directed to a method for determining photolithography focus errors during production of a device. The method comprises providing a...
At-speed transition fault testing with low speed scan enable
A method and/or a system of at-speed transition fault testing with low speed scan enable is disclosed. In one embodiment, a digital system includes any number of...
System and method for input/output characterization
A test system in an integrated circuit includes a boundary scan cell. The boundary scan cell includes a first storage element and a second storage element...
On-board FIFO memory module for high speed digital sourcing and capture
to/from DUT (device under test) using a...
In a method and system for testing, a tester (110) is operable to communicate test signals (124, 126) at a tester clock speed, and a device (190) to be tested is...
Dispensing system and method with radio frequency customer identification
A system and method for providing a fuel dispenser with radio frequency customer identification capabilities. The system and method determines whether a...
Serial data link with automatic power down
A serial data link (10) includes a transmitter (12) using a differential transmitter cell (20) to transmit data using differential signals and a receiver (14)...
Built in self test
There is provided a method for Loss of Signal Built In Self Test, and corresponding apparatus comprising: a loopback driver for receiving test signals, and for...
Apparatus and method for reducing leakage between an input terminal and
An apparatus for reducing current leakage between an input locus and at least one power rail for a system includes, for each respective power rail: (a) A first...
Methods and apparatus to perform hard-disk drive head proximity detection
in a preamplifier
Methods and apparatus to perform hard-disk drive head proximity detection in a preamplifier are described. One example method of detecting head position in a...
System and method for amplifier gain measurement and compensation
A system and method for amplifier gain measurement and compensation. A method for compensating a signal gain of an amplifier circuit includes determining a...
Switching circuit in a phase locked loop (PLL) to minimize current leakage
in integrated circuits
In an apparatus and method for reducing current leakage in a phase locked loop (PLL), a pair of resistive divider circuit is coupled to receive a pair of...
Ultra low area overhead retention flip-flop for power-down applications
In a method and system for data retention, a data input is latched by a first latch. A second latch coupled to the first latch receives the data input for...
Integrating high performance and low power multi-gate devices
A semiconductor device comprises a first multi-gate device and a second multi-gate device on a semiconductor substrate. The first multi-gate device comprises a...
Method for reducing dislocation threading using a suppression implant
The present invention provides a method for manufacturing a semiconductor device. In one embodiment, the method for manufacturing the semiconductor device...
Method and system for reducing charge damage in silicon-on-insulator
According to one embodiment of the invention, a silicon-on-insulator device includes an insulative layer formed overlying a substrate and a source and drain...
Sidewall spacer pullback scheme
A sidewall spacer pullback scheme is implemented in forming a transistor. The scheme, among other things, allows silicide regions of the transistor to be made...
Memory device with surface-channel peripheral transistors
A method of forming a memory device (e.g., a DRAM) including array and peripheral circuitry. A plurality of undoped polysilicon gates 58 are formed. These gates...
Systems and methods for PWM clocking in a temperature measurement circuit
Various systems and methods for pulse width modulated clocking in a temperature measurement are disclosed. For example, some embodiments of the present invention...
Low noise coding for digital data interface
A digital data interface system comprises a data transmitter configured to transmit a data word across a plurality of data lines. The data word can comprise a...
Method of projecting an image from a reflective light valve
Disclosed herein is a method of projecting images using reflective light valves. Pixel patterns generated of the light valve pixels based on image data are...
Multi layer low cost cavity substrate fabrication for pop packages
In a method and system for fabricating a semiconductor device (100) having a package-on-package structure, a base laminate substrate (BLS) (110) is formed to...
Semiconductor device having firmly secured heat spreader
A semiconductor device comprising a leadframe (903), which has first (903a) and second (903b) surfaces, a planar pad (910) of a certain size, and a plurality of...